Method and apparatus for hardware-accelerated machine learning

ABSTRACT

A feature extractor for a convolutional neural network (CNN) is disclosed, wherein the feature extractor is deployed on a member of the group consisting of (1) a reconfigurable logic device, (2) a graphics processing unit (GPU), and (3) a chip multi-processor (CMP). A processing pipeline can be implemented on the member, where the processing pipeline implements a plurality convolution layers for the CNN, wherein each of a plurality of the convolutional layers comprises (1) a convolution stage that convolves first data with second data if activated and (2) a sub-sampling stage that performs a member of the group consisting of (i) a max pooling operation, (ii) an averaging operation, and (iii) a sampling operation on data received thereby if activated. The processing pipeline can be controllable with respect to which of the convolution stages are activated/deactivated and which of the sub-sampling stages are activated/deactivated when processing streaming data through the processing pipeline. The deactivated convolution and sub-sampling stages can remain instantiated within the processing pipeline but act as pass-throughs when deactivated. The processing pipeline performs feature vector extraction on the streaming data using the activated convolution stages and the activated sub-sampling stages.

CROSS REFERENCE AND PRIORITY CLAIM TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 16/795,016, filed Feb. 19, 2020, entitled “Method and Apparatus for Hardware-Accelerated Machine Learning”, now U.S. Pat. No. 10,846,624, which is a divisional of U.S. patent application Ser. No. 15/388,498, filed Dec. 22, 2016, entitled “System and Method for Low Latency Multi-Functional Pipeline with Correlation Logic and Selectively Activated/Deactivated Pipelined Processing Engines”, now U.S. Pat. No. 10,572,824, the entire disclosures of each of which are incorporated herein by reference.

This application is also related to U.S. patent application Ser. No. 14/929,791, filed Nov. 2, 2015, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, now U.S. Pat. No. 9,898,312, which is a continuation of patent application Ser. No. 14/315,560, filed Jun. 26, 2014, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, now U.S. Pat. No. 9,176,775, which is a continuation of patent application Ser. No. 13/344,986, filed Jan. 6, 2012, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, now U.S. Pat. No. 8,768,888, which is a continuation of patent application Ser. No. 10/550,323, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, now U.S. Pat. No. 8,095,508, which is a national stage entry of PCT patent application PCT/US04/16398, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, filed May 21, 2004, which claims the benefit of provisional patent application Ser. No. 60/473,077 entitled “Intelligent Data Storage and Processing”, filed May 23, 2003, the entire disclosures of each of which are incorporated herein by reference.

This application is also related to patent application Ser. No. 13/165,155 and patent application Ser. No. 10/550,326, both entitled “Intelligent Data Storage and Processing Using FPGA Devices”, where the Ser. No. 13/165,155 patent application is a divisional of the Ser. No. 10/550,326 patent application and where the Ser. No. 10/550,326 patent application is a national stage entry of PCT patent application PCT/US04/16021, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, filed May 21, 2004, which claims the benefit of provisional patent application Ser. No. 60/473,077 entitled “Intelligent Data Storage and Processing”, filed May 23, 2003.

This application is also related to patent application Ser. No. 10/153,151 entitled “Associative Database Scanning and Information Retrieval Using FPGA Devices”, filed May 21, 2002, now U.S. Pat. No. 7,139,743, which is a continuation-in-part of patent application Ser. No. 09/545,472 entitled “Associative Database Scanning and Information Retrieval”, filed Apr. 7, 2000, now U.S. Pat. No. 6,711,558, the entire disclosures of both of which are incorporated herein by reference.

This patent application is also related to patent application Ser. No. 13/345,011, entitled “Intelligent Data Storage and Processing Using FPGA Devices”, filed Jan. 6, 2012, now U.S. Pat. No. 8,751,452.

INTRODUCTION

Indications are that the average database size and associated software support systems are growing at rates that are greater than the increase in processor performance (i.e., more than doubling roughly every 18 months). This is due to a number of factors including without limitation the desire to store more detailed information, to store information over longer periods of time, to merge databases from disparate organizations, and to deal with the large new databases which have arisen from emerging and important applications. For example, two emerging applications having large and rapidly growing databases are those connected with the genetics revolution and those associated with cataloging and accessing information on the Internet. In the case of the Internet, current industry estimates are that in excess of 1.5 million pages are added to the Internet each day. At the physical level this has been made possible by the remarkable growth in disk storage performance where magnetic storage density has been doubling every year or so for the past five years.

Search and retrieval functions are more easily performed on information when it is indexed. For example, with respect to financial information, it can be indexed by company name, stock symbol and price. Oftentimes, however, the information being searched is of a type that is either hard to categorize or index or which falls into multiple categories. As a result, the accuracy of a search for information is only as good as the accuracy and comprehensiveness of the index created therefor. In the case of the Internet, however, the information is not indexed. The bottleneck for indexing is the time taken to develop the reverse index needed to access web pages in reasonable time. For example, while there are search engines available, designing a search which will yield a manageable result is becoming increasingly difficult due to the large number of “hits” generated by less than a very detailed set of search instructions. For this reason, several “intelligent” search engines have been offered on the web, such as Google, which are intended to whittle down the search result using logic to eliminate presumed undesired “hits”.

With the next-generation Internet, ever-faster networks, and expansion of the Internet content, this bottleneck is becoming a critical concern. Further, it is becomingly exceedingly difficult to index information on a timely basis. In the case of the Internet, current industry estimates are that in excess of 1.5 million pages are added to the Internet each day. As a result, maintaining and updating a reverse index has become an enormous and continuous task and the bottleneck it causes is becoming a major impediment to the speed and accuracy of existing search and retrieval systems. Given the ever increasing amounts of information available, however, the ability to accurately and quickly search and retrieve desired information has become critical.

Associative memory devices for dealing with large databases are known in the prior art. Generally, these associative memory devices comprise peripheral memories for computers, computer networks, and the like, which operate asynchronously to the computer, network, etc. and provide increased efficiency for specialized searches. Additionally, it is also known in the prior art that these memory devices can include certain limited decision-making logic as an aid to a main CPU in accessing the peripheral memory. An example of such an associative memory device particularly adapted for use with a rotating memory such as a high speed disk or drum can be found in U.S. Pat. No. 3,906,455, the disclosure of which is incorporated herein by reference. This particular device provides a scheme for use with a rotating memory and teaches that two passes over a memory sector is necessary to presort and then sort the memory prior to performing any logical operations thereon. Thus, this device is taught as not being suitable for use with any linear or serial memory such as magnetic tape or the like.

Other examples of prior art devices may also be found in U.S. Pat. Nos. 3,729,712; 4,464,718; 5,050,075; 5,140,692; and 5,721,898; the disclosures of which are incorporated herein by reference.

As an example, in U.S. Pat. No. 4,464,718, Dixon performs fixed comparisons on a fixed number of bytes. They don't have the ability to scan and correlate arbitrarily over the data. They search serially along the tracks in a given disk cylinder but there is no provision for parallel searching across disks. Dixon's comparisons are limited by a fixed rigid number of standard logical operation types. Additionally, the circuitry presented supports only these single logical operations. There is no support for approximate or fuzzy matching.

While these prior art associative memory devices represent an attempt to speed the input and output of information to and from a peripheral memory, which in many cases is a mass storage memory device, all rely on the classic accessing of data stored in digital form by reading and interpreting the digital either address or content of the memory location. In other words, most such devices access data by its address but there are some devices that take advantage of the power of content addressing as is well known in the art. Nevertheless, in all of the prior art known to the inventors, the digital value of the address or data contained in the addressed location must be read and interpreted in its digital form in order to identify the data and then select it for processing. Not only does it take processing time to read and interpret the digital data represented by the address or content, this necessarily requires that the accessing circuit process the memory according to the structure of the data stored. In other words, if the data is stored in octets, then the accessing circuitry must access the data in octets and process it in an incremental manner. This “start and stop” processing serves to increase the input/output time required to access data. As is also well known in the art, this input/output time typically represents the bottleneck and effective limitation of processing power in any computer or computer network.

Furthermore, given the vast amount of information available to be searched, data reduction and classification operations (e.g., the ability to summarize data in some aggregate form) has become critical. Oftentimes, the ability to quickly perform data reduction functions can provide a company with a significant competitive advantage.

Likewise, with the improvements in digital imaging technology, the ability to perform two dimensional matching such as on images has become necessary. For example, the ability to conduct matches on a particular image of an individual, such as his or her face or retina, or on a fingerprint, is becoming critical to law enforcement as it steps up its efforts on security in light of the Sep. 11, 2001 terrorist attacks. Image matching is also of importance to the military in the area of automatic target recognition.

Finally, existing searching devices cannot currently be quickly and easily reconfigured in response to changing application demands.

Accordingly, there is a need for an improved information search and retrieval system and method which overcomes these and other problems in the prior art.

As described in U.S. Pat. No. 7,139,743, in order to solve these and other problems in the prior art, inventors have previously succeeded in designing and developing a method and apparatus for an associative memory using Field Programmable Gate Arrays (FPGA) in several embodiments which provide an elegantly simple solution to these prior art limitations as well as dramatically decreased access times for data stored in mass storage memories. The '743 patent describes several embodiments each of which has its own advantages. U.S. Pat. No. 6,711,558 discloses and claims the use of programmable logic and circuitry generally without being specific as to any choice between the various kinds of devices available for this part of the invention disclosed in the '558 patent. In the '743 patent, the inventors disclosed more specifically the use of FPGA's as part of the circuitry for various reasons as their best mode. An important reason amongst others is speed. And, there are two different aspects of operation in which speed plays a part. The first of these is the speed of reconfiguration. It is known in the art that FPGA's may be quickly programmed in the field to optimize the search methodology using a template, the template having been prepared in advance and merely communicated to the FPGA's over a connecting bus. Should it then be desired to search using a different methodology, the FPGA's may then be quickly and conveniently re-programmed with another prepared template in a minimal number of clock cycles and the second search started immediately. Thus, with FPGA's as the re-configurable logic, shifting from one search to another is quite easy and quick, relative to other types of re-programmable logic devices.

A second aspect of speed is the amount of time, once programmed, that a search requires. As FPGA's are hardware devices, searching is done at hardware processing speeds which is orders of magnitude faster than at software processing speeds as would be experienced with a microprocessor, for example. Thus, FPGA's are desirable over other software implementations where speed is a consideration as it most often is.

In considering the use of templates, the '743 patent discloses that at least several “generic” templates can be prepared in advance and made available for use in performing text searching in either an absolute search, an approximate search, or a higher or advanced search mode incorporating a Boolean algebra logic capability, or a graphics search mode. These could then be stored in a CPU memory and be available either on command or loaded in automatically in response to a software queue indicating one of these searches.

Still another factor to consider is cost, and the recent price reductions in FPGA's have made them more feasible for implementation as a preferred embodiment for this application, especially as part of a hard disk drive accelerator as would be targeted for a PC market. It is fully expected that further cost reductions will add to the desirability of these for this implementation, as well as others as discussed in greater detail below.

Generally, the '743 patent describes a technique for data retrieval through approximate matching of a data key with a continuous reading of data as stored on a mass storage medium, using FPGA's to contain the template for the search and do the comparison, all in hardware and at essentially line speed. By utilizing FPGA's, the many advantages and features commonly known are made available. These include the ability to arrange the FPGA's in a “pipeline” orientation, in a “parallel” orientation, or even in an array incorporating a complex web overlay of interconnecting data paths allowing for complex searching algorithms. In its broadest, and perhaps most powerful, embodiment, the data key may be an analog signal and it is matched with an analog signal generated by a typical read/write device as it clews across the mass storage medium. In other words, the steps taught to be required in the prior art of not only reading the analog representation of digital data stored on the mass storage medium but also the conversion of that signal to its digital format prior to being compared are eliminated. Furthermore, there is no requirement that the data be “framed” or compared utilizing the structure or format in which the data has been organized and stored. For an analog signal, all that need be specified is the elapsed time of that signal which is used for comparison with a corresponding and continuously changing selected time portion of the “read” signal. Using any one of many standard correlation techniques as known in the prior art, the data “key” may then be approximately matched to the sliding “window” of data signal to determine a match. Significantly, the same amount of data may be scanned much more quickly and data matching the search request may be determined much more quickly as well. For example, the inventors have found that CPU based approximate searches of 200 megabytes of DNA sequences can take up to 10 seconds on a typical present day “high end” system, assuming the offline processing to index the database has already been completed. In that same 10 seconds, the inventors have found that a 10-gigabyte disk could be searched for approximate matches using the technology described in the '558 patent. This represents a 50:1 improvement in performance. Furthermore, in a typical hard disk drive there are four surfaces and corresponding read/write heads, which may be all searched in parallel should each head be equipped with the technology described in the '558 patent. As these searches can proceed in parallel, the total increase in speed or improvement represents a 200:1 advantage. Furthermore, additional hard disk drives may be accessed in parallel and scaled to further increase this speed advantage over conventional systems.

By choosing an appropriate correlation or matching technique, and by setting an appropriate threshold, the search may be conducted to exactly match the desired signal, or more importantly and perhaps more powerfully, the threshold may be lowered to provide for approximate matching searches. This is generally considered a more powerful search mode in that databases may be scanned to find “hits” which may be valid even though the data may be only approximately that which is being sought. This allows searching to find data that has been corrupted, incorrectly entered data, data which only generally corresponds to a category, as well as other kinds of data searches that are highly desired in many applications. For example, a library of DNA sequences may be desired to be searched and hits found which represent an approximate match to a desired sequence of residues. This ensures that sequences which are close to the desired sequence are found and not discarded but for the difference in a forgivable number of residue mismatches. Given the ever-increasing volume and type of information desired to be searched, more complex searching techniques are needed. This is especially true in the area of molecular biology, “[O]ne of the most powerful methods for inferring the biological function of a gene (or the protein that it encodes) is by sequence similarity searching on protein and DNA sequence databases.” Garfield, “The Importance of (Sub)sequence Comparison in Molecular Biology,” pgs. 212-217, the disclosure of which is incorporated herein by reference. Current solutions for sequence matching are only available in software or non-reconfigurable hardware.

Still another application involves Internet searches provided by Internet search engines. In such a search, approximate matching allows for misspelled words, differently spelled words, and other variations to be accommodated without defeating a search or requiring a combinatorial number of specialized searches. This technique permits a search engine to provide a greater number of hits for any given search and ensure that a greater number of relevant web pages are found and cataloged in the search. Although, as mentioned above, this approximate matching casts a wider net which produces a greater number of “hits” which itself creates its own problems.

Still another possible application for this inventive technology is for accessing databases which may be enormous in size or which may be stored as analog representations. For example, our society has seen the implementation of sound recording devices and their use in many forums including judicial proceedings. In recent history, tape recordings made in the President's oval office have risen in importance with respect to impeachment hearings. As can be appreciated, tape recordings made over the years of a presidency can accumulate into a huge database which might require a number of persons to actually listen to them in order to find instances where particular words are spoken that might be of interest. Utilizing this inventive technology, an analog representation of that spoken word can be used as a key and sought to be matched while the database is scanned in a continuous manner and at rapid speed. Thus, the technology described in the '558 and '743 patents provide a powerful search tool for massive analog databases as well as massive digital databases.

While text-based searches are accommodated by the '558 and '743 patents, storage media containing images, sound, and other representations have traditionally been more difficult to search than text. The technology described in the '558 and '743 patents allow searching a large data base for the presence of such content or fragments thereof. For example, the key in this case could be a row or quadrant of pixels that represent the image being sought. Approximate matching of the key's signal can then allow identification of matches or near matches to the key. In still another image application, differences in pixels or groups of pixels can be searched and noted as results which can be important for satellite imaging where comparisons between images of the same geographic location are of interest as indicative of movement of equipment or troops.

The inventive technology of the '558 and '743 patents may be embodied in any of several configurations, as is noted more particularly below. However, one important embodiment is perhaps in the form of a disk drive accelerator which would be readily installed in any PC as an interface between the hard disk drive and the system bus. This disk drive accelerator could be provided with a set of standardized templates and would provide a “plug and play” solution for dramatically increasing the speed at which data could be accessed from the drive by the CPU. This would be an after market or retrofit device to be sold to the large installed base of PC's. It could also be provided as part of a new disk drive, packaged within the envelope of the drive case or enclosure for an external drive or provided as an additional plug in pc card as an adapter for an internal drive. Additional templates for various kinds of searches on various kinds of databases could be made available either with the purchase of the accelerator, such as by being encoded on a CD, or even over the Internet for download, as desired.

U.S. Pat. No. 8,095,508 extends the novel groundbreaking technology disclosed in the '558 and '743 patents such that a programmable logic device (PLD) such as an FPGA performs any of a variety of additional processing operations including but not limited to operations such as encryption, decryption, compression, and decompression. Thus, the '508 patent extends the technology of the '558 and '743 patents such that PLDs perform data manipulation operations. As used herein, the term “manipulating” or “manipulation” refers to the performance of a search operation, a reduction operation, or a classification operation on data in combination with any or all of a compression operation, a decompression operation, an encryption operation, and a decryption operation also performed on the data, or the performance of a compression operation or a decompression operation on data alone or in combination with any or all of a search operation, a reduction operation, a classification operation, an encryption operation, and a decryption operation also performed on the data. Not only can these manipulation operations be performed at very high speeds due to the inventive techniques disclosed herein, but these operations, when implemented on a PLD such as an FPGA as disclosed in the '508 patent, also enhance data security by protecting the unencrypted and/or decompressed data from being accessed or read by any viruses or malware that may be running in the software of the computer system and using the re-configurable logic to process stored data. Among the more powerful applications for the technology described in the '508 patent is to perform high speed searches within encrypted data, which can be referred to as crypto-searching. With crypto-searching, the stream of encrypted data is processed to first decrypt the data stream and then perform a search operation within the decrypted data.

The value of data security to data owners cannot be underestimated and is ever-increasing in importance, and the ability to control who has access to what data and when lies at the heart of data security. Among its many unique applications, the technology described in the '508 patent provides flexibility to data owners in controlling who has access to their data, and speed in providing authorized users with access to that data (or targeted access to a portion of that data through scanning capabilities).

Further still, the use of compression and/or decompression as described in the '508 patent allows data to be stored in a manner that takes up less space in the mass storage medium, while still retaining the ability to search through the data at high speeds.

Preferably, these manipulation operations, when implemented with multiple stages, are implemented in a pipelined manner. In particular, the combination of one or more stages dedicated to encryption/decryption or compression/decompression with one or more stages dedicated to data searching or data reduction synergistically produces an intelligent, flexible, high speed, and secure design technique for data storage and retrieval.

The inventors also disclose that hardware acceleration via highly parallelizable compute resources such as reconfigurable logic, graphics processing units (GPUs), and/or chip multi-processors (CMPs) can be used to provide intelligent pipelining for machine learning operations. For example, a multi-functional pipeline can be deployed on highly parallelized compute resources such as reconfigurable logic, GPUs, and/or CMPs, where the multi-functional pipeline may comprise a plurality of pipelined data processing engines, the plurality of pipelined data processing engines being configured to perform processing operations. The multi-functional pipeline can be configured to controllably activate or deactivate each of the pipelined data processing engines in the pipeline in response to control instructions and thereby define a function for the pipeline, each pipeline function being the combined functionality of each activated pipelined data processing engine in the pipeline. In example embodiments disclosed herein, the pipelined data processing engines can include correlation logic, and such pipelines can be used to accelerate convolutional layers in machine learning technology such as convolutional neural networks. Such pipelines can, for example, be used for feature extraction in convolutional neural networks.

While the principal advantages and features of the present invention have been briefly explained above, a more thorough understanding of the invention may be attained by referring to the drawings and description of the preferred embodiment which follow.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating an information search and retrieval system in accordance with one embodiment.

FIG. 2 is a schematic of a conventional rigid disk drive system illustrating different insertion points for connection of the inventive system.

FIG. 3 is a block diagram of one embodiment of the transformation of a search inquiry processed by the system of FIG. 1.

FIG. 4 is a block diagram of one embodiment of a hardware implementation used to conduct an exact match search in a digital domain.

FIG. 5 is a block diagram of one embodiment of a hardware implementation used to conduct an approximate match search in a digital domain.

FIG. 6 is a block diagram depicting the implementation of the inventive system in a stand-alone configuration.

FIG. 7 is a block diagram depicting an inventive implementation as a shared remote mass storage device across a network.

FIG. 8 is a block diagram depicting an inventive implementation as a network attached storage device (NASD).

FIG. 9 is a flowchart detailing the logical steps for searching and retrieving data from a magnetic storage medium.

FIG. 10 is a graphical representation of an analog signal as might be used as a data key.

FIG. 11 is a graphical representation of an analog signal representing the continuous reading of data from a magnetic storage medium in which the data key is present.

FIG. 12 is a graphical representation of the signal of FIG. 10 overlying and matched to the signal of FIG. 11.

FIG. 13 is a graphical representation of a correlation function calculated continuously as the target data in the magnetic storage medium is scanned and compared with the data key.

FIG. 14 is a graphical representation of a correlation function as the data key is continuously compared with a signal taken from reading a different set of target data from the magnetic storage medium but which also contains the data key.

FIG. 15 is one embodiment of a table generated by the present invention for use in performing sequence matching operations.

FIG. 16 is a block diagram of one embodiment of a systolic array architecture that can be used by the inventive system to compute the values of the table of FIG. 15.

FIGS. 17 and 18 are block diagrams of the systolic array architecture of FIG. 15 in operation during the combinatorial and latch part of the clock cycle, respectively, of the system of FIG. 1.

FIG. 19 is the table of FIG. 15 representing a particular sequence matching example.

FIG. 20 is a block diagram of the systolic array architecture of FIG. 16 for the example of FIG. 19.

FIGS. 21 and 22 are block diagrams of the systolic array architecture of FIG. 20 in operation during the combinatorial and latch part of the clock cycle, respectively, of the system of FIG. 1.

FIG. 23 is a block diagram of one embodiment of a systolic array architecture that can be used by the inventive system in performing image matching operations.

FIG. 24 is a block diagram of another arrangement for the systolic array architecture in performing image matching operations.

FIG. 25 is a block diagram of one embodiment of an individual cell of the systolic array shown in FIG. 23.

FIG. 26 is a block diagram of another embodiment of an individual cell of the systolic array shown in FIG. 23.

FIG. 27 is a block diagram showing an example using the inventive system for performing data reduction operations; and

FIG. 28 is a block diagram showing a more complex arrangement of FPGA's.

FIGS. 29 and 30 illustrate exemplary embodiments for multi-stage processing pipelines implemented on a re-configurable logic device.

FIG. 31 illustrates an encryption engine implemented on a re-configurable logic device.

FIG. 32 illustrates another exemplary embodiment for a multi-stage processing pipeline implemented on a re-configurable logic device.

FIGS. 33-35 illustrate various encryption engines that can be implemented on re-configurable logic.

FIG. 36 illustrates a three party data warehousing scenario.

FIG. 37 illustrates a non-secure data warehousing decryption scenario.

FIGS. 38-39(b) illustrate various exemplary embodiments for secure data delivery in a data warehousing scenario.

FIGS. 40-42 illustrate various exemplary embodiments for implementing compression and/or decompression on a re-configurable logic device.

FIG. 43 depicts a process flow for creating a template to be loaded onto a re-configurable logic device.

FIGS. 44(a) and (b) illustrate a conventional hard disk using circular tracks and a disk drive system for use therewith.

FIG. 45 illustrates a novel planar magnetic medium having discrete circular arcs arranged in a helical pattern.

FIG. 46 illustrates a head positioning flow for reading data from the magnetic medium of FIG. 45; and

FIGS. 47(a) and (b) illustrate two embodiments of a sum of powers of 2 file system.

FIGS. 48-50 plot various performance characteristics for a sum of powers of 2 file system.

FIG. 51A illustrates an example of correlation logic configured to correlate A with B.

FIG. 51B illustrates an example of correlation logic configured to convolve A with B.

FIGS. 52A and B illustrate the operation and outputs of the correlation logic of FIGS. 51A and 51B when performing correlation and convolution on example inputs.

FIG. 53 illustrates an example convolutional neural network (CNN) including several convolutional layers.

FIG. 54 illustrates an example embodiment of a multi-functional pipeline configured to implement convolutional layers in a CNN.

FIG. 55 illustrates an example embodiment of a data reduction stage configured to perform max pooling.

FIG. 56 illustrates an example embodiment of a data reduction stage configured to perform averaging.

FIGS. 57A-C illustrate example embodiments of a multi-functional pipeline configured to implement convolutional layers in a CNN where various stages within the pipeline are selectively enabled and disabled.

FIGS. 58 and 59 illustrate example embodiments of data processing stages within a multi-functional pipeline showing how control signals can be used to selectively enable/disable the data processing stages.

FIGS. 60A-C illustrate example alternate embodiments for correlation logic and data reduction circuits that can be used in a deep-learning pipeline.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

As shown in FIG. 1, the present invention is readily implemented in a stand-alone computer or computer system. In broad terms, the invention is comprised of at least one re-configurable logic device 21 coupled to at least one magnetic mass storage medium 26, with that re-configurable logic device being an FPGA. As depicted in FIG. 1, the re-configurable logic device 21 may itself include a plurality of functional logic elements including a data shift register and possibly a microprocessor, or they could be on separate chips, or the individual logic elements could be configured in a pipeline or parallel orientation as shown in some of the other figures herein. In any event, re-configurable logic refers to any logic technology whose form and function can be significantly altered (i.e., reconfigured) in the field post-manufacture. Examples of re-configurable logic devices include without limitation programmable logic devices (PLDs). A PLD is an umbrella term for a variety of chips that are programmable. There are generally three physical structures for a PLD. The first is the permanent fuse type which blows apart lines or fuses them together by electrically melting an aluminum trace or insulator. This was the first type of PLD, known as a “programmable array logic” or PAL. The second type of PLD uses EEPROM or flash memory, and causes a transistor to open or close depending on the contents of its associated memory cell. The third type of PLD is RAM-based (which makes it dynamic and volatile), and its contents are loaded each time it starts up. An FPGA is an integrated circuit (IC) that contains an array of logic units that can be interconnected in an arbitrary manner. These logic units are referred to as CLB's or configurable logic blocks by one vendor (Xilinx). Both the specific function of each logic unit and the interconnections between logic units can be programmed in the field after manufacture of the IC. FPGAs are one of the most common PLD chips. FPGAs are available in all three structures. The box labeled in FIG. 1 for reconfigurable logic device 21 is meant to convey that not only can the task performed by reconfigurable logic device 20 be implemented in reconfigurable hardware logic, but the tasks of the data shift register 24 and/or control microprocessor 22 may also optionally be implemented in the reconfigurable hardware logic of reconfigurable logic device 21. In the preferred embodiment of the present invention, re-configurable logic device 21 is constructed using Xilinx FPGA technology, and its configuration is developed using the Mentor synthesis tools or Synplicity synthesis tools and the Xilinx place-and-route tools, all of which are presently commercially available as known to those of skill in the art.

The re-configurable logic device 21 interfaces with the system or input/output bus 34 and, in one configuration, also interfaces with any disk caches 30 which may be present. It receives and processes search requests or inquires from the CPU 32 or network interface 36. Additionally, the device may aid in passing the results of the inquiries to either or both the disk cache 30 and/or the CPU 32 (by way of the bus 34).

The mass storage medium 26 provides the medium for storing large amounts of information which will hereafter be referred to as target data. The term “mass storage medium” should be understood as meaning any device used to store large amounts of data, and which is typically designated for use in a computer or computer network. Examples include without limitation hard disk drives, optical storage media, or sub-units such as a single disk surface, and these systems may be rotating, linear, serial, parallel, or various combinations of each. For example, a rack of hard disk drive units could be connected in parallel and their parallel output provided at the transducer level to one or more re-configurable logic devices 21. Similarly, a bank of magnetic tape drives could be used, and their serial outputs each provided in parallel to one or more re-configurable logic devices 21. The data stored on the medium may be in analog or in digital form. For example, the data could be voice recordings. The invention is thus scalable, permitting an increase in the amount of data stored by increasing the number of parallel mass storage media, while preserving the performance by increasing the number of parallel re-configurable logic devices or replicating the re-configurable logic device.

In the prior art as shown in the upper portion of FIG. 1, typically a disk controller 28 and/or a disk cache 30 may be used in the traditional sense for access by a CPU 32 over its system or input/output bus 34. The re-configurable logic device 21 accesses target data in the mass storage medium 26 via one or more data shift registers 24 and presents it for use at the system bus 34 without moving large blocks of memory from the mass storage medium 26 over the system bus 34 and into the working memory 33 of CPU 32 for sorting and accessing. In other words, as is explained in greater detail below, the CPU 32 may send a search request or inquiry to the re-configurable logic device 21 which then asynchronously accesses and sorts target data in the mass storage medium 26 and presents it for use either in a disk cache 30 as is known in the prior art or directly onto the system bus 34 without further processing being required by CPU 32 or use of its working memory 33. The CPU 32 is thus free to perform other tasks while the searching and matching activity is being performed by the invention. Alternately, the control microprocessor may provide the search inquiry and template or programming instructions for the FPGA 21, and then perform the search and present the data on system bus 34 for access and use by CPU 32.

As has been explained above, the invention may be used to perform a variety of different types of matching or data reduction operations on the target data. Each one of these operations will now be discussed in detail below. For all operations, however, it will be assumed that the target data is written onto the magnetic mass storage medium 26 with sufficient formatting information attached so that the logical structure of the target data can be extracted. Exact and approximate string matching will be described with reference to FIGS. 2-5. It can be appreciated, however, that the invention is not limited to single string matches and is equally suitable for compound query matching (i.e., queries involving a plurality of text strings having a certain logical relationship therebetween or which use Boolean algebra logic). When performing an exact match with the re-configurable logic device 21 in the analog domain, shown as Point A in FIG. 2, where matching is done using analog comparators and correlation techniques, an exact match corresponds to setting a sufficiently high threshold value for matching the data key with analog target data on the mass storage medium 26. Approximate matching in the analog domain corresponds to setting appropriate (lesser) threshold values. The success of an approximate match may be determined by the correlation value set in the re-configurable logic device 21 or by using one of a number of matching-performance metrics stored therein such as the number of bits within a data key that are equal to the corresponding bits in the scanned target data.

More particularly, a conventional rigid disk drive may have a plurality of rotating disks with multiple transducers accessing each disk. Each of these transducers typically has its output feeding analog signal circuitry 18, such as amplifiers. This is represented at point A. As further shown in FIG. 2, typically the outputs of the analog circuitry are selectively provided to a single digital decoder 23 which then processes one such output. This is represented at point B. This digital output is typically then sent through error correction circuitry (ECC) 25 and at its output C is then passed on to the bus 34 or disk cache 30. For purposes of the invention, it may be desirable to provide multiple parallel paths for target data by providing multiple digital decoders and ECC's. Exact matching in the digital domain could be performed at Point B or Point C, which corresponds to the pre- and post-error-corrected digital signal, respectively.

The results may be sent to a control microprocessor 22, which may or may not be configured as part of an FPGA, to execute logic associated with a compound or complex search inquiry. In the most general case, a compound search inquiry 40 will go through the transformation process illustrated in FIG. 3. In particular, the software system (not shown) that resides on the CPU 32 generates the search inquiry 40. This inquiry proceeds through a compiler 42, also located on the CPU 32, that is responsible for analyzing the search inquiry. There are three main results from this analysis: (1) determining the data key that will reside in the compare registers within the re-configurable logic device 21; (2) determining the combining logic that must be implemented in the control microprocessor 22; and (3) producing hardware description 44 in a standard hardware description language (HDL) format (or if possible retrieving one from a library) that will be used to generate synthesis commands 46 to the re-configurable logic device 21. Any commercially available HDL and associated compiler and synthesis tools may be used. The resulting logic functions may correspond to exact or inexact matches or wildcard operations and simple word level logic operations such as “and” and “or.” This synthesis information is sent to the control microprocessor 22 which acts to set up the re-configurable logic device 21, or FPGA. In the case of complex logic operations, a high-level language 48 such as C or C++ is used in conjunction with a compiler 50 to generate the appropriate synthesis commands to the microprocessor 22.

While the path shown in FIG. 3 is able to handle a wide range of potential search inquiries, it has the drawback that the latency introduced into the search process might be too long. If the time required for a search inquiry to flow through the transformations represented in FIG. 3 is of the same order as the time required to perform a search, the compilation process might become the performance bottleneck rather than the search itself. This issue can be addressed for a wide range of likely search inquiries by maintaining a set of precompiled hardware templates that handle the most common cases. These templates may be provided and maintained either in CPU 32 memory, made available through an off-line storage medium such as a CD, or even kept in the mass storage medium 26 itself. Still further, such templates may be communicated to CPU 32 such as over a network or the Internet.

One embodiment of such a hardware template 29 is illustrated in FIG. 4. In particular, the data shift register 27 contains target data streaming off the head (not shown) of one or more disks 19. A compare register stores the data key for which the user wishes to match. In the example shown, the data key is “Bagdad.” Fine-grained comparison logic device 31 performs element by element comparisons between the elements of the data shift register 27 and the compare register 35. The fine-grained comparison logic device 31 can be configured to be either case sensitive or case insensitive. Word-level comparison logic 37 is responsible for determining whether or not a match at the world-level occurs. In the case of a compound search inquiry, the word-level match signals are delivered to the control microprocessor 22 for evaluation thereof. A match to the compound search inquiry is then reported to the CPU 32 for further processing.

One embodiment of a hardware template for conducting approximate matching is illustrated in FIG. 5. In particular, the data shift register 27′ contains target data streaming off the head (not shown) of one or more disks 19′. A compare register 35′ stores the data key for which the user wishes to match. In the example shown, the data key is again “Bagdad.” Fine-grained comparison logic 31′ performs element by element comparisons between the elements of the data shift register 27′ and the compare register 21′. Again, the fine-grained comparison logic device 31′ can be configured to be either case sensitive or case insensitive. The template 29′ provides for alternate routing of elements in data shift register 27′ to individual cells of the fine-grained comparison logic device 21′. Specifically, each cell of the fine-grained comparison logic device 31′ can match more than one position in the data shift register 27′ such that the compare register 21′ can match both the commonly used spelling of “Baghdad” as well as the alternate “Bagdad” in shared hardware. Word-level comparison logic 37′ is responsible for determining whether or not a match at the word level occurs. In the case of a compound search inquiry, the word-level match signals are delivered to the control microprocessor 22 for evaluation thereof. A match to the compound search inquiry is then reported to the CPU 32 for further processing.

The actual configuration of the hardware template will of course vary with the search inquiry type. By providing a small amount of flexibility in the hardware templates (e.g., the target data stored in the compare registers, the routing of signals from the data shift registers and compare register elements to the cells of the fine-grained comparison logic device, and the width of the word-level comparison logic), such a template can support a wide range of word matches. As a result, this diminishes the frequency with which the full search inquiry transformation represented in FIG. 3 must take place, which in turn, increases the speed of the search.

It should be noted that the data entries identified in an “approximate” match search will include the “exact” hits that would result from an “exact” search. For clarity, when the word “match” is used, it should be understood that it includes a search or a data result found through either of an approximate search or an exact search. When the phrase “approximate match” or even just “approximate” is used, it should be understood that it could be either of the two searches described above as approximate searches, or for that matter any other kind of “fuzzy” search that has a big enough net to gather target data that are loosely related to the search inquiry or in particular, data key. Of course, an exact match is just that, and does not include any result other than an exact match of the search inquiry with a high degree of correlation.

Also shown in FIG. 1 is a network interface 36 interconnecting the present invention to a network 38 which may be a LAN, WAN, Internet, etc. and to which other computer systems 40 may be connected. With this arrangement, other computer systems 40 may conveniently also access the data stored on the mass storage medium 26 through the present invention 21. More specific examples are given below. Still further as shown in FIG. 1, the elements 20-24 may themselves be packaged together and form a disk drive accelerator that may be separately provided as a retrofit device for adapting existing pc's having their own disk drives with the advantages of the invention. Alternately, the disk drive accelerator may also be offered as an option on a hard drive and packaged in the same enclosure for an external drive or provided as a separate pc board with connector interface for an internal drive. Still further alternatively, the disk drive accelerator may be offered as an option by pc suppliers as part of a pc ordered by a consumer, business or other end user. Still another embodiment could be that of being offered as part of a larger magnetic mass storage medium, or as an upgrade or retrofit kit for those applications or existing installations where the increased data handling capability could be used to good advantage.

As shown in FIGS. 6-8, the invention may be implemented in a variety of computer and network configurations. As shown in FIG. 6, the invention may be provided as part of a stand-alone computer system 41 comprising a CPU 43 connected to a system bus 45 which then accesses a mass storage medium 47 having the invention as disclosed herein.

As shown in FIG. 7, the mass storage medium 51 coupled with the invention may be itself connected directly to a network 52 over which a plurality of independent computers or CPU's 54 may then access the mass storage medium 51. The mass storage medium 51 may itself be comprised of a bank of hard disk drives comprising a RAID, disk farm, or some other massively parallel memory device configuration to provide access and approximate matching capabilities to enormous amounts of data at significantly reduced access times.

As shown in FIG. 8, a mass storage medium 56 coupled with the invention may be connected to a network 58 as a network attached storage device (NASD) such that over the network 58 a plurality of stand-alone computers 60 may have access thereto. With such a configuration, it is contemplated that each mass storage medium, represented for illustrative purposes only as a disk 57, would be accessible from any processor connected to the network. One such configuration would include assigning a unique IP address or other network address to each mass storage medium.

The configurations as exemplified by those shown in FIGS. 1 and 6-8 represent only examples of the various computer and network configurations with which the invention would be compatible and highly useful. Others would be apparent to those having skill in the art and the present invention is not intended to be limited through the examples as shown herein which are meant to be instead illustrative of the versatility of the present invention.

As shown in FIG. 9, the method of the invention for use in exact or approximate matching is described alternatively with respect to whether an analog or digital data domain is being searched. However, beginning at the start of the method, a CPU performs certain functions during which it may choose to access target data stored in a mass storage medium. Typically, the CPU runs a search inquiry application 62 which may be representative of a DNA search, an Internet search, an analog voice search, a fingerprint search, an image search, or some other such search during which an exact or approximate match to target data is desired. The search inquiry contains directives specifying various parameters which the disk control unit 28 and the re-configurable logic device 20 must have to properly obtain the data key from the mass storage medium 26. Examples of parameters include but are not limited to the following: the starting location for scanning the storage device; the final location after which (if there is not match) scanning is terminated; the data key to be used in the scanning; a specification of the approximate nature of the matching; and what information should be returned when a match occurs. The sort of information that can be returned includes the address of the information where the match was found, or a sector, record, portion of record or other data aggregate which contains the matched information. The data aggregate may also be dynamically specified in that the data returned on a match may be specified to be between bounding data specifiers with the matched data contained within the bounding field. As the example in FIG. 5 shows, looking for the word “bagdad” in a string of text might find the approximate match, due to misspelling, of the word “Baghdad”, and return a data field which is defined by the surrounding sentence. Another query parameter would indicate whether the returned information should be sent to the system or input/output bus 34, or the disk cache 30.

Referring back to FIG. 9, the search inquiry will typically result in the execution of one or more operating system utilities. As an example of a higher level utility command, for the UNIX operating system, this could be modified versions of glimpse, find, grep, apropos, etc. These functions cause the CPU to send commands 66 such as search, approximate search, etc., to the re-configurable logic device 21 with relevant portions of these commands also being sent to the disk controller 28 to, for example, initiate any mass storage medium positioning activity 69 that is later required for properly reading target data from the mass storage medium.

At this point, depending upon the particular methodology desired to be implemented in the particular embodiment of the invention, it would be necessary that an analog or digital data key is determined. This data key, which can be either exact or approximate for a text search, corresponds to the data being searched for. For an analog data key, it may either be pre-stored such as in the mass storage medium, developed using dedicated circuitry, or required to be generated. Should the analog data key be pre-stored, a send pre-stored data key step 68 would be performed by the microprocessor 22 (see FIG. 1) which would transmit the data key in digital and sampled format to the re-configurable logic device 20 as shown in step 70. Alternatively, should the analog data key not be pre-stored, it can be developed using one of a number of mechanisms, two of which are shown in FIG. 9. In one, the microprocessor 22 would write the data key on the magnetic mass storage medium as at step 72 and then next read the data key as at step 74 in order to generate an analog signal representation of the data key. In another, as at step 71, the digital version of the data key received from the CPU would be converted using appropriate digital to analog circuitry to an analog signal representation which would in turn be appropriately sampled. The data key would then next be stored as a digital sample thereof as in step 70. Should a digital data key be used, it is only necessary that the microprocessor 22 store the digital data key as at step 76 in the compare register of the re-configurable logic device. It should be understood that depending upon the particular structures desired to be included for each re-configurable logic device, the data key may reside in either or all of these components, it merely being preferable to ultimately get the appropriate digital format for the data key into the re-configurable logic device 21 for comparison and correlation.

Next, after the mass storage medium 26 reaches its starting location as at 79, the target data stored on the mass storage medium is continuously read as at step 78 to generate a continuous stream signal representative of the target data. Should an analog data key have been used, this analog data key may then be correlated with an analog read of the target data from the mass storage medium 26 as at step 80.

While the inventors contemplate that any of many prior art comparators and correlation circuitry could be used, for present purposes the inventors suggest that a digital sampling of the analog signal and data key could be quite useful for performing such comparison and calculating the correlation coefficient, as explained below. It is noted that this analog signal generated from reading the target data from mass storage medium 26 may be conveniently generated by devices in the prior art from the reading of either analog or digital data, it not being necessary that a digital data key be used to match digital target data as stored in mass storage medium 26. Alternatively, a correlation step 82 may be performed by matching the digital data key with a stream of digital target data as read from the mass storage medium 26. It should be noted that the data key may reflect the inclusion of approximate information or the re-configurable logic device 21 may be programmed to allow for same. Thus, correlating this with target data read from the mass storage medium enables approximate matching capabilities.

Referring back to FIG. 9, decision logic 84 next makes an intelligent decision as to whether a portion of the target data approximately matches or does not approximately match the data key. Should a match be found, then the target data is processed as at step 86 and the key data requested by the search inquiry is sent to a disk cache 30, directly onto system bus 34, or otherwise buffered or made available to a CPU 32, network interface 36, or otherwise as shown in FIGS. 1, and 6-8. A logical step 88 is preferably included for returning to the continuous reading of target data from the mass storage medium 26, indicating something like a “do” loop. However, it should be understood that this is a continuous process and that target data is processed from the mass storage medium 26 as a stream and not in individualized chunks, frames, bytes, or other predetermined portions of data. While this is not precluded, the present invention preferably allows a data key to be in essence “slid” over a continuously varying target data read signal such that there is no hesitation in reading target data from the mass storage medium 26. There is no requirement to synchronize reading to the start or end of any multi-bit data structure, or any other intermediate steps required to be performed as the target data is compared continuously “on the fly” as it is read from the mass storage medium 26. Eventually, the data access is completed as at step 90 and the process completed.

The inventors herein have preliminarily tested the present invention in the analog domain and have generated preliminary data demonstrate its operability and effectiveness. In particular, FIG. 10 is a graphical representation of a measured analog signal output from a read/write head as the read/write head reads a magnetic medium on which is stored a 10-bit digital data key. As shown therein, there are peaks in the analog signal which, as known in the art, represents the true analog signal generated by a read/write head as target data is read from a magnetic medium such as a hard disk. The scales shown in FIG. 10 are volts along the vertical axis and tenths of microseconds along the horizontal axis. As shown in FIG. 11, an analog signal is generated, again by a read/write head, as target data is read from a pseudo-random binary sequence stored in a test portion of a magnetic medium. The read signal does not provide an ideal square wave output when examined at this level.

FIG. 12 is a graphical representation, with the horizontal scale expanded, to more specifically illustrate the overlap between approximately two bits of the 8-bit data key and the corresponding two bits of target data found in the pseudo-random binary sequence encoded at a different location on the disk or magnetic medium.

FIG. 13 is a graphical representation of a correlation coefficient calculated continuously as the comparison is made between the data key and the continuous reading of target data from the hard disk. This correlation coefficient is calculated by sampling the analog signals at a high rate and using prior art signal processing correlation techniques. One such example may be found in Spatial Noise Phenomena of Longitudinal Magnetic Recording Media by Hoinville, Indeck and Muller, IEEE Transactions on Magnetics, Volume 28, no. 6, November 1992, the disclosure of which is incorporated herein by reference. As explained in Hoinville, a correlation coefficient, r, can be computed as a normalized cross-correlation between first data (waveform x) and second data (waveform y) according to the formula:

$r = \frac{\sum\limits_{i = 1}^{N}{\left( {x_{i} - \overset{\_}{x}} \right)\left( {y_{i} - \overset{\_}{y}} \right)}}{\sqrt{\sum\limits_{i = 1}^{N}{\left( {x_{i} - \overset{\_}{x}} \right)^{2}\sqrt{\sum\limits_{i = 1}^{N}\left( {y_{i} - \overset{\_}{y}} \right)^{2}}}}}$ A prior example of a reading, comparison, and coefficient calculation method and apparatus may be found in one or more of one of the co-inventor's prior patents, such as U.S. Pat. No. 5,740,244, the disclosure of which is incorporated herein by reference. The foregoing represent examples of devices and methods which may be used to implement the present invention, however, as mentioned elsewhere herein, other similar devices and methods may be likewise used and the purposes of the invention fulfilled.

As shown in FIG. 13, at approximately the point labeled 325, a distinct peak is noted at approximately 200 microseconds which approaches 1 Volt, indicating a very close match between the data key and the target data. FIG. 10 is also illustrative of the opportunity for approximate matching which is believed to be a powerful aspect of the invention. Looking closely at FIG. 13, it is noted that there are other lesser peaks that appear in the correlation coefficient. Thus, if a threshold of 0.4 Volts were established as a decision point, then not only the peak occurring which approaches 1 would indicate a match or “hit” but also another five peaks would be indicative of a “hit”. In this manner, a desired coefficient value may be adjusted or predetermined as desired to suit particular search parameters. For example, when searching for a particular word in a large body of text, lower correlation values may indicate the word is present but misspelled.

FIG. 14 depicts the continuous calculation of a correlation coefficient between the same 8-bit data key but with a different target data set. Again, a single match is picked up at approximately 200 microseconds where the peak approaches 1 Volt. It is also noted that should a lower threshold be established additional hits would also be located in the target data.

As previously mentioned, the invention is also capable of performing sequence matching searches. With reference to FIG. 15, a table 38 is generated by the re-configurable logic device 20 to conduct such a search. Specifically, p₁ p₂ p₃ p₄ represents the data key, p, or desired sequence to be searched. While the data key of FIG. 15 only shows four characters, this is for illustrative purposes only and it should be appreciated that a typical data key size for sequence searching is on the order of 500-1000, or even higher. The symbols ti, t₂, t₃ . . . t₉ represent the target data, t, streaming off of the mass storage medium 26. Again, while only nine (9) characters of such data are shown, it should be appreciated that the typical size of the mass storage medium 26 and thus the target data streaming off of it can typically be in the range of several billion characters. The symbols d_(i,j) represent the edit distance at position i in the data key and position j in the target data. It is assumed that the data key is shorter relative to the target data, although it is not required to be so. There may be a set of known (constant) values for an additional row (d0,j) and column (di,0) not shown in FIG. 15.

The values for di,j are computed by the re-configurable logic device 20 using the fact that du is only a function of the following characters: (1) pi, (2) tj, (3) di−1,j−1, (4) di−1,j, and (5) di,j−1. This is illustrated in FIG. 15 with respect to the position d3,6 by showing its dependency on the values of d2,5 and d2,6 and d3,5 as well as p3 and t6. In one embodiment, the values for di,j are computed as follows: di,j=max[di,j−1+A; di−1,j+A; di−1,j−1+Bi,j], where A is a constant and Bi,j is a tabular function of pi and tj. The form of the function, however, can be quite arbitrary. In the biological literature, B is referred to as the scoring function. In the popular database searching program BLAST, scores are only a function of whether or not pi=tj. In other contexts, such as for amino acid sequences, the value of B is dependent upon the specific characters in p and t.

FIG. 16 shows one embodiment of a systolic array architecture used by the invention to compute the values in the table 38 of FIG. 15. The characters of the data key are stored in the column of data registers 53, while the characters of the target data streaming off of the mass storage medium 26 are stored in the data shift registers 55. The values of di,j are stored in the systolic cells 59 which themselves are preferably FPGA's.

The operation of the array of FIG. 16 will now be illustrated using FIGS. 17 and 18. As shown in FIG. 17, in the first (i.e., combinational) part of the clock cycle of the system, the four underlined values are computed. For example, the new value d3,6 is shown to depend upon the same five values illustrated earlier in FIG. 15. As shown in FIG. 18, in the second (i.e., latch) part of the clock cycle, all the characters in di,j and tj are shifted one position to the right. A comparator 61 is positioned at each diagonal cell of the d array and determines when the threshold has been exceeded.

The sequence matching operation will now be described with reference to FIGS. 19-22 with respect to the following example:

key=axbacs

target data=pqraxabcstvq

A=1

B=2, if i=j

B=−2 if i=j

From these variables, the table of FIG. 19 is generated by the re-configurable logic device 20. Assuming a pre-determined threshold of “8”, the re-configurable logic device 20 will recognize a match at d6,9.

A portion of the synthesis arrays representing the values present in FIGS. 16-18 for this example are shown in FIGS. 20-22, respectively. A match is identified by the re-configurable logic device 20 when the value on any row exceeds a predetermined threshold. The threshold is set based on the desired degree of similarity desired between the data key and the target data stored in mass memory device 26. For example, in the case of an exact match search, the data key and target data must be identical. The match is then examined by the CPU 32 via a traceback operation with the table of FIG. 19. Specifically a “snapshot” of the table is sent to the CPU 32 at a predetermined time interval to assist in traceback operations once a match is identified. The interval is preferably not too often to overburden the CPU 32, but not so infrequent that it takes a lot of time and processing to recreate the table. To enable the CPU 32 to perform the traceback operation, it must be able to recreate the d array in the area surrounding the entry in the table that exceeded the threshold. To support this requirement, the systolic array can periodically output the values of a complete column of d (“a snapshot”) to the CPU 32. This will enable the CPU 32 to recreate any required portion of d greater than the index j of the snapshot.

Many matching applications operate on data representing a two dimensional entity, such as an image. FIG. 23 illustrates a systolic array 120 of re-configurable logic devices 20, preferably FPGA's, which enables matches on two dimensional data. The individual cells 122 each hold one pixel of the image for which the user is desiring to match (the image key) and one pixel of the image being searched (the target image). For images of sufficiently large size, it is likely they will not all fit into one re-configurable logic chip 124. In such cases, a candidate partitioning of cells to chips is shown with the dashed lines, placing a rectangular subarray of cells in each chip 124. The number of chip-to-chip connections can be minimized by using a subarray that is square (i.e., same number of cells in the vertical and horizontal dimension). Other more complicated arrangements are shown below.

Loading of the target image into the array 120 is explained using FIG. 24. Individual rows of each target image streaming off the mass magnetic medium 26, shown generally as point A, into the top row 130 of the array via the horizontal links 134 connecting each cell. With such a configuration, the top row 130 operates as a data shift register. When the entire row 130 is loaded, the row is shifted down to the next row 132 via the vertical links 136 shown in each column. Once the entire image is loaded into the array, a comparison operation is performed, which might require arbitrary communication between neighboring cells. This is supported by both the horizontal and vertical bi-directional links 126 and 128, respectively, shown in FIG. 23.

Although for simplicity purposes the individual bi-directional links 126 and 128 are shown simply in FIGS. 23 and 24, FIG. 28 shows the flexibility for implementing a much more complex set of bi-directional links. As shown in FIG. 28, data may be communicated from a mass storage medium 180 and be input to a first row of a plurality of cells 182, with each cell of the first row having a direct link to the corresponding cell 184 below it in a second row of cells with a simple link 186, and so on throughout the array 188 of cells. Overlying the array 188 of cells is a connector web 190 which provides direct connectivity between any two cells within the array without the need for transmission through any intervening cell. The output of the array 188 is represented by the sum of the exit links 192 at the bottom of the array 188. It should be understood that each cell in the array may be comprised of an FPGA, each one of which preferably has a re-configurable logic element corresponding to element 20 in FIG. 1, or any one of which may have a re-configurable logic element 20 as well as a data shift register 24, or any one of which may have the entirety of re-configurable logic device 21.

One embodiment for the individual cells of array 120 is illustrated in FIG. 25. The cell 140 includes a pixel register 142, LOADTi,j, which contains the pixels of the target image currently being loaded into the array. A register, 144 CMPTi,j, contains a copy of the pixel register 142 once the complete target image has been loaded. This configuration enables the last target image loaded to be compared in parallel with the next target image being loaded, essentially establishing a pipelined sequence of load, compare, load, compare, etc. A register 146, CMPPi,j, contains the pixels of the image key to be used for comparison purposes, and the compare logic 148 performs the matching operation between register 144 and register 146. The compare logic 148 may include the ability to communicate with the neighboring cells to the left, right, up, and down shown generally as 150, 152, 154, and 156, respectively, to allow for complex matching functions.

Another embodiment for the individual cells of array 120 of FIG. 23 is illustrated in FIG. 26. The cell 140 of FIG. 25 has been augmented to support simultaneous loading of the image key and the target image. In particular, the cell 160 includes the same components of the cell 140, but adds a new register 162, LOADPi,j, which is used to load the image key, and is operated in the same manner as register 142. With such a configuration, if one disk read head of the mass storage medium 26 is positioned above the image key, and a second disk read head is positioned above the target image, they can both flow off the disk in parallel and be concurrently loaded into the array 160.

The operation performed within the compare logic block can be any function that provides a judgment as to whether or not there are significant differences between the target image and the image key. An example includes cross-correlations across the entire image or sub-regions of the image as described in John C. Russ, The Image Processing Handbook, 3^(rd) edition, CRC Press 1999, which is incorporated herein by reference.

The invention is also capable of performing data reduction searching. Such searching involves matching as previously described herein, but includes summarizing the matched data in some aggregate form. For example, in the financial industry, one might want to search financial information to identify a minimum, maximum, and latest price of a stock. A re-configurable logic device for computing such aggregate data reductions is illustrated as 100 in FIG. 27. Here, a data shift register 102 reads target data from a mass storage medium containing stock price information. In the example shown, three data reduction searches are shown, namely calculating the minimum price, the maximum price, and the latest price. As target data is fed into the data shift register 102, decision logic computes the desired data reduction operation. In particular, the stock price is fed to a minimum price comparator 110 and maximum price comparator 112 and stored therein. Each time a stock price is fed to comparator 110, it compares the last stored stock price to the stock price currently being fed to it and whichever is lower is stored in data register 104. Likewise, each time a stock price is fed to comparator 112, it compares the last stored stock price to the stock price currently being fed to it and whichever is higher is stored in data register 106. In order to compute the latest price, the stock price is fed into a data register 108 and the current time is fed into a comparator 114. Each time a time value is fed into comparator 114, it compares the last stored time with the current time and which ever is greater is stored in data register 116. Then, at the end of the desired time interval for which a calculation is being made, the latest price is determined.

While data reduction searching has been described with respect to the very simple financial example shown in FIG. 27, it can be appreciated that the invention can perform data reduction searching for a variety of different applications of varying complexity requiring such functionality. The re-configurable logic device need simply be configured with the hardware and/or software to perform the necessary functions

The ability to perform data reduction searching at disk rotational speeds cannot be under-estimated. One of the most valuable aspects of information is its timeliness. People are growing to expect things at Internet speed. Companies that can quickly compute aggregate data reductions will clearly have a competitive advantage over those that cannot.

Additionally, data processing operations other than searching and reduction may also be implemented on the re-configurable logic device 21. As mentioned above, these operations are referred to herein as data manipulation operations. Examples of data manipulation operations or suboperations thereof that can be performed on a PLD 20 include encryption, decryption, compression, and decompression operations. The preferred PLD 20 is an FPGA, which may take the form of any suitable FPGA from a variety of manufacturers (e.g., an Altera FPGA, a Xilinx FPGA, etc.). Further, still, any of these additional operations can be combined with searching and/or reduction operations in virtually any manner to form a multi-stage data processing pipeline that provides additional speed, flexibility, and security. The complexity of each operation is also virtually limitless, bounded only by the resources of the re-configurable logic device 21 and the performance requirements of a practitioner of the invention. Each processing operation can be implemented in a single stage or in multiple stages, as may be necessary.

FIG. 29 illustrates a multi-stage data processing pipeline 200 implemented within a re-configurable logic device 21 for a system as shown in FIG. 1. At least one stage in the pipeline 200 is implemented on a PLD. Each stage 202 of the pipeline 200 is configured to process the data it receives according to its intended functionality (e.g., compression, decompression, encryption, decryption, etc.), and thereafter pass the processed data either to the next stage in the pipeline, back to a prior stage, or to the control processor 204. For example, the first stage 202 in the pipeline 200 operates on data streaming from a mass storage medium 26 and processes that data according to its functionality. The data processed by stage 1 is thereafter passed to stage 2 for further processing, and so on, until stage N is reached. After the data has passed through all appropriate stages 202, the result(s) of that processing can be forwarded to the control processor 204 and/or the computer over system bus 34.

This exemplary pipeline 200 of FIG. 29 can also be replicated so that a separate pipeline 200 is associated with each head on a disk system of the mass storage medium 26. Such a design would improve performance associated with performing parallel processing operations on multiple data streams as those streams are read out from the disk. If there are no other performance bottlenecks in the system, it is expected that throughput will increase linearly with the number of pipelines 200 employed.

It should be noted that each stage need not necessarily be implemented on a PLD 20 within the re-configurable logic device 21. For example, some stages may be implemented in software on a processor (not shown) or dedicated hardware (not shown) accessible to the PLD 20. The exact design of each stage and the decision to implement each stage on a PLD 20, in software, or in dedicated hardware such as an ASIC, will be dependent upon the associated cost, performance, and resources constraints applicable to each practitioner's plans. However, by employing pipelining entirely within a PLD 20 such as an FPGA, the processing throughput can be greatly increased. Thus, for a balanced pipeline (i.e., a pipeline where each stage has the same execution time) having no feedback paths, the increase in data throughput is directly proportional to the number of stages. Assuming no other bottlenecks, as mentioned above, then with N stages, one can expect a throughput increase of N. However, it should be noted that the multi-stage pipeline may also utilize feedback between stages, which may be desirable for certain operations (e.g., some encryption operations) to reduce implementation cost or increase efficiency.

FIG. 30 illustrates an exemplary multistage pipeline 200 wherein the first four stages 202 comprise a decryption engine 210. The decryption engine 210 in this example operates to receive encrypted and compressed data streaming from the mass storage medium 26. The fifth stage 202 serves as a decompression engine to decompress the decrypted compressed data exiting the decryption engine 210. The output of the decompression engine is thus a stream of decrypted and decompressed data that is ready to be processed by the stage 6 search engine. Control processor 204 controls each stage to ensure proper flow therethrough. The control processor 204 preferably sets up parameters associated with each pipeline stage (including, if appropriate, parameters for stages implemented in software).

FIG. 31 depicts an example wherein a PLD is used as an encryption engine for data either flowing from the system bus 34 to the mass storage medium 26 or data flowing from the mass storage medium 26 to the system bus 34. FIG. 32 depicts yet another exemplary pipeline wherein the pipeline 200 is comprised of multiple processing engines (each engine comprising one or more stages), each of which can be either activated by the control processor 204 such that the engine performs its recited task on the data it receives or deactivated by the control processor 204 such that is acts as a “pass through” for the data it receives. Activation/deactivation of the different engines will in turn depend on the functionality desired for the pipeline. For example, if it is desired to perform a search operation on encrypted and compressed data stored in the mass storage medium 26, the decryption engine 210, decompression engine 214, and search engine 218 can each be activated while the encryption engine 212 and compression engine 216 can each be deactivated. Similarly, if it is desired to store unencrypted data in the mass storage medium in a compressed and encrypted format, the compression engine 216 and the encryption engine 212 can be activated while the decryption engine 210, the decompression engine 214, and the search engine 218 are each deactivated. As would be understood by those of ordinary skill in the art upon reading the teachings herein, other activation/deactivation combinations can be used depending on the desired functionality for the pipeline 200.

Advanced encryption/decryption algorithms require a complex set of calculations. Depending on the particular algorithm employed, performing encryption/decryption at disk speed requires that one employ advanced techniques to keep up with the streaming data arriving at the encryption/decryption engine. The PLD-based architecture of the present invention supports the implementation of not only relatively simple encryption/decryption algorithms, but also complex ones. Virtually any known encryption/decryption technique can be used in the practice of the present invention, including but not limited to DES, Triple DES, AES, etc. See Chodowiec et al., “Fast Implementations of Secret-Key Block Ciphers Using Mixed Inter- and Outer-Round Pipelining”, Proceedings of International Symposium on FPGAs, pp. 94-102 (February 2001); FIPS 46-2, “Data Encryption Standard”, revised version issued as FIPS 46-3, National Institute of Standards and Technology (1999); ANSI x9.52-1998, “Triple Data Encryption Algorithm Modes of Operation”, American National Standards Institute (1998); FIPS 197, “Advanced Encryption Standard”, National Institute of Standards and Technology (2001), the entire disclosures of all of which are incorporated herein by reference.

FIG. 33 illustrates an example of single stage encryption that can be implemented with the present invention. The data flow direction is top to bottom. A block of text (typically 64 or 128 bits) is loaded into input register 220 (by either control processor 204 or CPU 32). Combinational logic (CL) 224 computes the cipher round, with the results of the round being stored in output register 226. During intermediate rounds, the contents of output register 226 are fed back through feedback path 225 into the CL 224 through MUX 222 to compute subsequent rounds. Upon completion of the final round, the data in the output register is the encrypted block and is ready to be stored in the mass storage medium. This configuration can also be used as a single stage decryption engine as well, wherein the CL that computes the cipher is decryption logic rather than encryption logic.

The throughput of the encryption engine shown in FIG. 33 can be improved through the use of pipelining techniques. FIG. 34 depicts an example of a pipelined encryption engine wherein there is pipelining within the combinational logic of the round itself. Each CL 224 includes multiple intra-round pipeline registers 228. The number of intra-round pipeline registers 228 used can be variable and need not be limited to two per CL. Further, the loops represented by the feedback path 225 can be unrolled with multiple copies of the round CL 224 a, 224 b, . . . , each with an inter-round pipeline register 230 therebetween. As with the number of intra-round registers 228 for each CL 224, the degree of unrolling (i.e., number of round CLs 224) is also flexible. Relative to the encryption engine of FIG. 33, it should be noted that the engine of FIG. 34 will consume more resources on the PLD 20, but will provide a higher data throughput.

FIG. 35 illustrates an example of an encryption engine wherein the rounds are completely unrolled. The feedback paths 225 of FIGS. 33 and 34 are no longer necessary, and data can continuously flow from the input register 220 through the pipeline of CLs 224 (each including multiple intra-round pipeline registers 228 and separated by inter-round pipeline registers 230) to the output register 226. Relative to the encryption engines of FIGS. 33 and 34, this configuration provides the highest data throughput, but also requires the greatest amount of resources in the re-configurable logic.

In many situations, data is retained in a data warehouse, as shown in FIG. 36. The person or entity who owns the data warehouse (the actual hardware and related database technology on which data resides) is often not the same person or entity who owns the actual data stored therein. For example, if Party A (a data warehouser) owns a data warehouse and offers data warehousing service to Party B (a data owner who is to use Party A's data warehouse to physically store data), then the data owner has a legitimate concern about the third parties who may have access to the data stored in the data warehouser's warehouse. That is, the data warehouser controls physical access to the data, but it is the data owner who wants to control who may physically access the data through an access gateway, as shown in FIG. 36. In such cases, it is conventional for the data owner's data to be stored in the data warehouse in an encrypted format, and the data owner retains control over the distribution of any decryption algorithm(s) and/or key(s) for the stored data. That way, the risk of unauthorized third parties gaining access to the unencrypted format of the data owner's data is reduced. In such an arrangement, the data warehouser is not provided with access to an unencrypted version of the data owner's stored data.

If the data owner wishes to communicate all or a portion of its stored encrypted data from the data warehouse to Party C via a network such as the Internet, that data can be protected during delivery over the network via another form of encryption (e.g., different algorithm(s) and/or different decryption key(s)). The data owner can then provide Party C with the appropriate algorithm(s) and/or key(s) to decrypt the data. In this manner, the data owner and the authorized third party are the only two parties who have access to the decrypted (plain text) data. However, the authorized third party will not be able to decrypt the data owner's data that is still stored in the data warehouse because that data will possess a different mode of encryption than the data received.

Conventionally, the computations required to perform encryption/decryption in data warehousing scenarios are performed in software on computers owned and under the direct control of the data warehouser. In such a situation, as shown in FIG. 37, the plain text that is the output of the decryption operation is stored in the main memory of the processor used to perform the encryption/decryption operations. If this software (or other software running on the processor) has been compromised by a virus or other malware, the data owner may lose control over the plain text data to an unknown party. Thus, with conventional approaches, one or both of the data warehouser and an unknown malware-related party has access to the processor main memory, and therefore access to the plain text form of the data owner's data.

To improve upon this security shortcoming, the present invention can be used to implement encryption and decryption on re-configurable logic device 21 (preferably within a PLD 20) over which only the data owner has control, as shown in FIG. 38. In FIG. 38, a decryption engine 3800 using Key 1 and an encryption engine 3802 using Key 2 are implemented on a PLD 20. The re-configurable logic device 21 remains under control of the data owner and preferably (although it need not be the case) communicates with the data store of the data warehouser over a network such as the Internet to receive a stream 3806 of the data owner's encrypted data (wherein the stored data was previously encrypted using Key 1). The decryption engine 3800 thus operates to decrypt the data stream 3806 using Key 1. The output 3804 of the decryption engine 3800 is the data owner's data in decrypted (or plain text) format. This data remains in the secure memory of the PLD 20 or the secure on-board memory. Because this secure memory is invisible and inaccessible to software which may have malware thereon, the risk of losing control over the plain text data to “hackers” is virtually eliminated. Thereafter, the plain text data 3804 is provided to encryption engine 3802, which encrypts data 3806 using Key 2. The output of the encryption engine 3802 is newly encrypted data 3808 that can be delivered to an authorized third party data requester. Secure delivery of data 3808 over a network such as the Internet can be thus maintained. For the authorized third party data requester to interpret data 3808, the data owner can provide that third party with Key 2.

FIGS. 39(a) and (b) illustrate embodiments for this feature of the present invention. FIG. 39(a) illustrates a circuit board 3900 that could be installed in a computer server. PCI-X connector 3916 serves to interface the board 3900 with the server's system bus 34 (not shown). A PLD 20 such as an FPGA is implemented on board 3900. Within the FPGA, three functions are preferably implemented: a firmware socket 3908 that provides connection with the external environment, a decryption engine 3904, and an encryption engine 3902. The FPGA preferably also communicates with on-board memory 3906, which is connected only to the FPGA. A preferred memory device for on-board memory 3906 is an SRAM or a DRAM. The address space and existence of memory 3906 is visible only to the FPGA. The FPGA is also preferably connected to a disk controller 3912 (employing SCSI, Fiber Channel, or the like) via a private PCI-X bus 3910. Disk connector 3914 preferably interfaces the disk controller 3912 with mass storage medium 26 (not shown) which can serve as the data warehouse. Disk controller 3912 and disk connector 3914 are off-the-shelf components, well known in the art. Examples of manufacturers include Adaptec and LSI.

To support normal read/write access to the mass storage medium 26, the FPGA is preferably configured as a PCI-X to PCI-X bridge that links the PCI-X connector 3916 with the internal PCI-X bus 3910. These bridging operations are performed within firmware socket 3908, the functionality of which is known in the art. Communication pathways other than PCI-X may be used, including but not limited to PCI-Express, PCI, Infiniband, and IP.

To support the encryption/decryption functionality, data streaming into the board 3900 from the mass storage medium 26 is fed into the decryption engine 3904. The plain text output of the decryption engine 3904 can be stored in on-board memory 3906 (FIG. 39(a), stored in memory internal to the FPGA (FIG. 39(b), or some combination of the two. Thereafter, the encryption engine 3902 encrypts the plain text data that is stored in memory 3906, internal FPGA memory, or some combination of the two, using a different key than that used to decrypt the stored data. The choice of whether to use on-board memory 3906 or internal FPGA memory will depend upon a variety of considerations, including but not limited to the available FPGA resources, the volume of data to be decrypted/encrypted, the type of decryption/encryption employed, and the desired throughput performance characteristics.

During the time that the plain text is resident in the on-board memory 3906 or in the internal FPGA memory, this plain text data is not accessible to a processor accessing motherboard bus 34 because there is no direct connection between memory 3906 or internal FPGA memory and the PCI-X connector 3916. Accordingly, memory 3906 and the internal FPGA memory are not in the address space of such a processor, meaning, by derivation, that memory 3906 and the internal FPGA memory are not accessible by any malware that may be present on that processor.

Moreover, it should be noted that the embodiments of FIGS. 39(a) and (b) may also optionally include a search engine (not shown) within the FPGA located between the decryption engine 3904 and encryption engine 3902, thereby allowing the data owner to deliver targeted subsets of the stored data to the authorized third party data requester that fit within the boundaries of the third party's data request.

As discussed above, compression and decompression are also valuable operations that can be performed in a PLD in accordance with the techniques of the present invention. It is common to compress data prior to storage in a mass storage medium 26 (thereby conserving storage space), and then decompress that data when reading it from the mass storage medium for use by a processor. These conventional compression and decompression operations are typically performed in software. A compression technique that is prevalently used is the well-known Lempel-Ziv (LZ) compression. See Ziv et al., “A Universal Algorithm for Sequential Data Compression”, IEEE Trans. Inform. Theory, IT-23(3): 337-343 (1977); Ziv et al., “Compression of Individual Sequence via Variable Rate Coding”, IEEE Trans. Inform. Theory, IT-24: 530-536 (1978), the entire disclosures of both of which are incorporated by reference herein. Furthermore, the PLD-based architecture of the present invention supports the deployment of not only LZ compression but also other compression techniques. See Jung et al., “Efficient VLSI for Lempel-Ziv Compression in Wireless Data Communication Networks”, IEEE Trans. on VLSI Systems, 6(3): 475-483 (September 1998); Ranganathan et al., “High-speed VLSI design for Lempel-Ziv-based data compression”, IEEE Trans. Circuits Syst., 40: 96-106 (February 1993); Pirsch et al, “VLSI Architectures for Video Compression—A Survey”, Proceedings of the IEEE, 83(2): 220-246 (February 1995), the entire disclosures of all of which are incorporated herein by reference. Examples of compression techniques other than LZ compression that can be deployed with the present invention include, but are not limited to, various lossless compression types such as Huffman encoding, dictionary techniques, and arithmetic compression, and various known lossy compression techniques.

To improve the speed at which compressed data can be searched, it will be valuable to also import the decompression operation onto the PLD 20 that performs the searching, thereby providing the decompression with the same speed advantages as the PLD-based search operation. FIG. 40 illustrates this aspect of the present invention wherein a stream 4000 of compressed data is passed from the mass storage medium 26 to a re-configurable logic device 21 on which a decompression (expansion) engine 4002 and a search engine 4004 are implemented within a PLD 20. FIG. 41 illustrates a preferred embodiment for this aspect of the invention. In FIG. 41, the FPGA 20 of board 3900 depicted in FIGS. 39(a) and (b) implements the decompression engine 4002 and the search engine 4004. As described in connection with FIGS. 39(a) and (b), the integrity of the plain text form of the stored data (the decompressed data exiting the decompression engine 4002) is preserved because it is stored only in on-board memory 3906, internal FPGA memory, or some combination of the two. FIG. 42 illustrates a preferred implementation for a compression operation, wherein the FPGA 20 of board 3900 has a compression engine 4200 implemented thereon, thereby allowing data coming from system bus 34 to be stored in a compressed manner on mass storage medium 26. As should be understood, the FPGA 20 of board 3900 can also be loaded with the decompression engine 4002, search engine 4004, and compression engine 4200. In such a deployment, depending on the functionality desired of board 3900, either the compression engine 4200 can be deactivated (thereby resulting in a combined decompression/search functionality) or the decompression engine 4002 and search engine 4004 can both be deactivated (thereby resulting in a compression functionality).

Furthermore, the inventors disclose that the multi-functional pipelines disclosed herein, where data processing engines within the pipeline can be selectively enabled and disabled to alter the pipeline's aggregated functionality, can also be used to accelerate machine-learning operations (such as deep learning). For example, convolutional deep learning involves a series of processing operations that are performed on data to learn how input data should be classified. Convolutional neural networks (CNNs) serve as an example of convolutional deep learning (see, e.g., Krishevsky, et al., “ImageNet Classification with Deep Convolutional Neural Networks”, published in Pereira et al. (ed), Advances in Neural Information Processing Systems 25, pages 1097-1105, Curran Associates, Inc. 2012 (NIPS 2012), the entire disclosure of which is incorporated herein by reference).

Among the processing operations that are performed by CNNs are convolutions. Convolutions, like the correlation processing described above, are sliding window computations. In fact, convolutions and correlations are virtually identical mathematically as discussed below. Importantly, in terms of deployment in computer logic such as hardware logic on a reconfigurable logic device, the same correlation logic that performs the sliding window computations to support correlation can also be used for the sliding window computations that support convolution, as shown by FIGS. 51A and 51B.

FIG. 51A shows an example correlation logic circuit 5104 that performs correlation on inputs A and B. In this example, A is a vector of values {A1, A2, A3, . . . } and B is a vector of 3 values {B1, B2, B3}. The values of A are streamed through a data shift register 5100 as shown by FIG. 51A. The values of B are loaded into register 5102 in the order as shown by FIG. 51A such that cell 5130 holds B3, cell 5132 holds B2, and cell 5130 holds B1. The correlation logic circuit 5104 comprises a layer of multiplier logic 5108 followed by a layer of summation logic 5110. Each multiplier 5108 performs a multiplication on the values within cells of shift register 5100 and register 5102 such that (1) multiplier 5108 ₁ multiplies cell 5120 by cell 5130, (2) multiplier 5108 ₂ multiplies cell 5122 by cell 5132, and (3) multiplier 5108 ₃ multiplies cell 5124 by cell 5134. Summation logic 5110 then sums the outputs from each multiplier 5108 to yield a correlation value. Thus, as the values of A are streamed through data shift register 5100, A is correlated with B over the sliding window 5106 by correlation logic circuit 5104.

FIG. 51B shows how the example correlation logic circuit 5104 of FIG. 51A can be used to perform convolution on inputs A and B. The only difference between FIGS. 51A and 51B is that the values of B in FIG. 51B are reflected in register 5102 relative to FIG. 51A. Thus, while the correlation operation of FIG. 51A loads B into register 5102 such that B3 occupies cell 5130, B2 occupies cell 5132, and B1 occupies cell 5134, the convolution operation of FIG. 51B loads B into register 5102 such that B1 occupies cell 5130, B2 occupies cell 5132, and B3 occupies cell 5134. Otherwise, multiplier logic 5108 and summation logic 5110 operate in the same manner as they do in FIG. 51A, but the result is a convolution value rather than a correlation value because of the reflection of B within register 5102. As such, FIGS. 51A and 51B demonstrate that the same correlation logic circuit 5104 that correlates A with B can be used to convolve A with B.

While the examples of FIGS. 51A and 51B show 1D correlation and convolution, it should be understood that the same principles of operation can be used to perform 2D or 3D correlation and convolution. It should also be understood that the size of B and the size of sliding window 5106 can be adjusted to suit the needs of a practitioner. Thus, it should be understood that the size of 3 for B and the sliding window 5106 in FIGS. 51A and 51B is an example only, and the size of the sliding window 5106 and B might be might be a larger number if desired by a practitioner.

FIG. 52A shows an example of correlation processing versus convolution processing by the correlation logic circuit 5104. In this example, A is a vector that includes values { . . . , 0, 0, 1, 2, 5, 2, 1, 0, 0, . . . } while B is a 3-value vector {5, 2, 1}, where B1=5, B2=2, and B3=1. The top half of FIG. 52A shows the results of correlation logic circuit 5104 performing correlation on this A with this B as A streams through the data shift register 5100. As can be seen in the correlation table, a maximum correlation is achieved at time i+4 when the falling edge of A hits the sliding window (where the values of A within window 5106 are {5, 2, 1}). The bottom half of FIG. 52A shows the results of correlation logic circuit 5104 performing convolution on this A with this B as A streams through the data shift register 5100.

It should further be understood that in instances where B is symmetrical, correlation of A with B will produce the same results as convolution of A with B. An example of this is demonstrated in FIG. 52B which shows the results of correlating the same A vector as in FIG. 52A with a symmetrical B vector {2, 5, 2}. Because B is symmetrical, the values of B within register 5102 will be the same for both the correlation case and convolution case. As shown by the correlation table and convolution table in FIG. 52B, the results of correlating this A with this B are the same as the results of convolving this A with this B.

Thus, because correlation and convolution leverage the same underlying logic, the inventors note that convolution processing as would be needed for CNNs is also highly amenable to pipeline deployment using the techniques described herein.

CNNs are a type of supervised learning, and CNNs may employ a training path that operates on training data and a trained feed forward processing path that operates on input data to perform classification/recognition. The feed forward processing path performs feature extraction on the input data followed by classification performed on the extracted features. For example, the input data may take the form of an image, and the feature extraction will operate to compute data representative of various image features such as corners, edges, etc. Thus, the image can be represented by a feature vector or feature map that serves to describe the image in terms of such features. The feature extraction may employ several convolutional layers in series as well as optional sub-sampling layers. Examples of sub-sampling that may be employed in CNNs include max pooling, averaging, and sampling.

FIG. 53 illustrates an example CNN 5300 that includes a series of convolutional layers and downstream artificial neural networks, as drawn from the above-referenced “ImageNet Classification with Deep Convolutional Neural Networks” article by Krishevsky et al. In this example, a series of convolutional layers 5350 serves as a feature extractor that ultimately produces a set of features from an input image, where these features are processed by artificial neural network layers 5320, 5322, . . . to perform a classification operation on that image. The artificial neural network layers 5320, 5322, . . . can take the form of dense layers as known in the art. In this example, the feature extractor 5350 comprises 5 convolutional layers. The first convolution layer is formed by a convolution stage 5302 and a downstream max pooling stage 5304. The second convolutional layer is formed by another convolution stage 5306 and another max pooling stage 5308. The third and fourth convolution layers are formed by convolution stages 5310 and 5312 respectively. The final convolutional layer is formed by convolution stage 5314 and max pooling stage 5316.

While FIG. 53 shows an example where the feature extractor includes 5 convolutional layers, it may the case that other practitioners desire a feature extractor that includes more or fewer convolution layers. For example, a practitioner might desire a CNN that includes 8 convolutional layers. Furthermore, it may be the case that a practitioner desires to include a max pooling or other sub-sampling stage in more or fewer of the convolutional layers. For example, continuing with an 8 convolution layer example, a practitioner may want to include a sub-sampling stage in the first, third, and sixth convolutional layers, but not the second, fourth, fifth, seventh, or eighth convolutional layers. To provide practitioners with flexibility in configuring the depth and make-up of the convolution layers while retaining performance, the inventors disclose that the convolutional layers can be implemented as pipelined data processing engines in a multi-functional pipeline deployed in reconfigurable logic such as an FPGA. As explained above, these pipelined stages can be selectively enabled and disabled to achieve a desired depth and performance characteristic for the pipeline.

FIG. 54 depicts an example embodiment of such a multi-functional pipeline 200 deployed in reconfigurable logic 21. The convolutional layers 5350 can be deployed in the reconfigurable logic 21 as a series of pipelined convolution logic stages 5402 and data reduction logic stages 5404. In the example of FIG. 54, the convolution logic stages 5402 are data reduction logic stages 5404 are interleaved with each other such that each convolution logic stage 5402 is followed by a downstream data reduction logic stage 5404. However, a practitioner may choose an alternate layout for the pipeline 200. For example, at some point along the pipeline 200, a practitioner might choose to have several successive convolutional logic stages 5402 before feeding into a data reduction logic stage 5404.

The convolution logic stage 5402 can include the correlation logic circuit 5104 as shown by FIGS. 51A and 51B, but where the B values are loaded into register 5102 in order to achieve a convolution of A with B as shown by FIG. 51B. The values of A for a first convolution logic stage 5402 a in the pipeline 200 would be the values of the input being analyzed (e.g., the pixels of an image if the CNN is being used to perform an image classification operation). The values of B for convolution logic stage 5402 would be the weights being applied to the inputs. For downstream convolution logic stages 5402 b, 5402 c, . . . , the values of A would be the outputs of an upstream convolution logic stage 5402 or data reduction logic stage 5404, while the values of B would the weights used for that stage of the processing. The system can be designed to store the weight values locally in the circuit (if there is sufficient on-chip storage) for loading into registers at initialization time. If there is not sufficient storage available on-chip for all of the weights, a practitioner can include an independent path in the pipeline from off-chip memory for delivering the weights into the registers as they are used.

As indicated above, the data reduction logic stage 5404 can be configured to receive an input and perform an aggregated summarization on the input to generate an output. Thus, by way of example, a data reduction logic stage 5404 can be configured to summarize the output of a convolution logic stage 5402 in an aggregated manner. Examples of data reduction operations than can be used in CNN applications include max pooling, averaging, and sampling.

FIG. 55 depicts an example embodiment of data reduction logic stage 5404 where a max pooling operation is performed. In this example, the input to the data reduction logic stage 5404 (C) is streamed through a data shift register 5500. A maximum detection logic circuit 5502 comprises maximum logic 5504, 5506, and 5508 arranged to find the maximum value of C within sliding window 5510. Maximum logic 5504 is configured to find which of the values in cells 5524 and 5526 is largest. The maximum value as between cells 5524 and 5526 is then compared with the value in cell 5522 by maximum logic 5506 to find the maximum of the values in cells 5522, 5524, and 5526. This maximum is then compared with the value of C in cell 5520 to produce the max pooling output that represents the maximum value of C within sliding window 5510. While the example of FIG. 55 shows a sliding window size of 4 cells, it should be understood that this window size could be larger or smaller depending on the desires of a practitioner.

FIG. 56 depicts an example embodiment of data reduction logic stage 5404 where an averaging operation is performed. As with FIG. 55, in this example, the input to the data reduction logic stage 5404 (C) is streamed through a data shift register 5500. An averaging logic circuit 5600 comprises summation logic 5602 followed by division logic 5604 to compute the average of the values streaming through the sliding window 5510. Summation logic 5602 is configured to compute the sum of values within the cells of the sliding window 5510 (which are cells 5520, 5522, 5524, and 5526 in this example). Thus sum is then divided by the size N of sliding window 5510 via division logic 5604 to compute the average value output that represents the average of the values of C within sliding window 5510. A register 5606 can hold the value of N, and this register 5606 can be populated with the appropriate value of N as a control parameter. As with FIG. 55, while the example of FIG. 56 shows a sliding window size of 4 cells, it should be understood that this window size could be larger or smaller depending on the desires of a practitioner.

As noted, other data reduction operations can be performed by data reduction logic stage 5404—such as sampling. With a sampling circuit, selection logic can be included to select which samples of the values within sliding window 5510 would be selected for inclusion in the output.

Due to the pipelining of stages within pipeline 200, a high throughput and reduced processing latency can be achieved for the convolutional layers because all of the enabled/activated convolution logic stages 5402 and data reduction logic stages 5404 can operate simultaneously. Thus, assuming all stages are enabled/activated, convolution logic stage 5402 c can be operating on the output of data reduction logic stage 5404 b while data reduction logic stage is operating on the output of convolution logic stage 5402 b and so on. Given that the convolution layers are typically the performance bottlenecks in CNNs, this pipelining can yield significant improvements in performance for CNNs. However, as noted above, it is often desirable to tailor the specific layout of the convolutional layers differently depending on how the CNN is being used. For example, it may be desirable to enable/activate and disable/deactivate different mixes of stages within the convolutional layers based on whether the deep-learning pipeline is operating in a training mode (e.g., a learning or data discovery mode for a deep-learning classifier) or a testing/scoring/classification mode (e.g., classifying new input data in real-time based on the training of the classifier). It may also be desirable to tailor the layout of the convolutional layers to achieve a desired target for latency, throughput, and/or power consumption. To provide this flexibility for pipeline 200 while avoiding a need to reconfigure the reconfigurable logic device 21, selective enabling and disabling of the pipelined stages within pipeline 200 can be employed as discussed below.

By selectively enabling/activating and disabling/deactivating various stages within pipeline 200, a practitioner can configure the pipeline 200 to implement a series of convolutional layers 5350 in a CNN such that the convolutional layers operate in a desired manner with a desired performance characteristic. Moreover, because the disabled processing stages remain instantiated within the pipeline 200, the practitioner can tailor the pipeline's operation without needing to reconfigure the reconfigurable logic 21, thereby achieving a significant performance benefit. To enable a disabled stage, a control signal can be sent to the pipeline 200 to effectively turn that stage back “on” without needing to re-load a new hardware template onto the reconfigurable logic 21, thereby saving time. Thus, a practitioner can design the hardware template for pipeline 200 such that the pipeline 200 includes a sufficient number of convolutional logic stages 5402 and data reduction logic stages 5404 to achieve a desired performance characteristic if all stages are enabled/activated. Then, should the practitioner desire to use less than all of the available stages, control signals can be used to disable/deactivate the stages not needed for a given run of the CNN.

FIG. 57A discloses an example embodiment of convolution layers 5350 deployed as a multi-functional pipeline 200 within reconfigurable logic 21 where control signals are used to enable/activate convolution logic stage 5402 a, data reduction logic stage 5404 a, convolution logic stage 5402 b, and convolution logic stage 5402 c (shown in FIG. 57A via heavy lines), while disabling/deactivating data reduction logic stage 5404 b, data reduction logic stage 5404 c, convolution logic stage 5402 d, data reduction logic stage 5404 d, . . . (shown in FIG. 57A via dashed lines).

The same pipeline 200 of FIG. 57A can be modified using control signals to change which stages are enabled/activated and disabled/deactivated as shown by FIG. 57B. In FIG. 57B, the first 3 convolutional layers are enabled/activated (see convolution logic stage 5402 a, data reduction logic stage 5404 a, convolution logic stage 5402 b, data reduction logic stage 5404 b, convolution logic stage 5402 c, and data reduction logic stage 5404 c, as shown by heavy lines in FIG. 57B) while subsequent convolutional layers are disabled/deactivated (see convolution logic stage 5402 d, data reduction logic stage 5404 d, . . . , as shown by dashed lines in FIG. 57B).

Thus, it should be appreciated that the hardware-accelerated multi-functional pipeline 200 shown by FIG. 54 can be used to implement the feature extractor 5350 of the image classifier CNN example of FIG. 53. FIG. 57C depicts an example of such a pipeline 200. This example, the pipeline 200 comprises 6 convolutional layers in series where each convolutional layer comprises a convolution logic stage 5402 followed by a max pooling logic stage 5502. To yield the functionality of FIG. 53's feature extractor, control signals can be used to enable convolution logic stage 5402 a, max pooling logic stage 5502 a, convolution logic stage 5402 b, max pooling logic stage 5502 b, convolution logic stage 5402 c, convolution logic stage 5402 d, convolution logic stage 5402 e, and max pooling logic stage 5502 e, while disabling max pooling logic stage 5502 c, max pooling logic stage 5502 d, convolution logic stage 5402 f, and max pooling logic stage 55021, as shown by FIG. 57C (where heavy lines are used to denote enabled/activated stages and dashed lines are used to denote disabled/deactivated stages).

FIG. 58 depicts an example embodiment of a convolution logic stage 5402 or data reduction logic stage 5404 that is configured to be selectively enabled/disabled in response to a control signal 5800. The stage 5402/5404 can receive control signal 5800 and input data 5806 as inputs. A comparator 5802 can compare the control signal with an “on” code stored in register 5804 to determine whether the control signal corresponds to an “on” (enable) instruction or an “off” (disable) instruction. It should be understood that register 5804 could also store an “off” code to the same effect as the purpose of comparator 5802 is simply to decode the enable/disable instruction within control signal 5800. In this example, we will assume that the comparator 5802 is configured to find a match when the control signal 5800 includes an “on” instruction.

A data path for the stage includes a selector circuit 5808 (e.g., a demultiplexer) that receives input data 5806. In the case of a convolution logic stage 5402, this input data could be the values for A and B. In the case of a data reduction logic stage 5404, this input data could be the values for C. The selector circuit 5808 routes the input data 5806 to one of its outputs based on the output of comparator 5802. Thus, if comparator 5802 determines that the control signal 5800 includes an “on” (enable) instruction for this processing stage, the selector circuit 5808 can pass the input data 5806 to the stage logic 5104/5502/5600 so that appropriate convolution/data reduction can be performed on the input data. This would correspond to operation in a “live” activated mode because the stage logic would operate on the input data to produce a convolved output or summarized output. If the stage is a convolution logic stage 5402, the stage logic can take the form of correlation logic circuit 5104—an example of which is shown by FIG. 51B. If the stage is a data reduction logic stage 5404 that performs max pooling, the stage logic can take the form of maximum detection logic circuit 5502—an example of which is shown by FIG. 55. If the stage is a data reduction logic stage 5404 that performs averaging, the stage logic can take the form of averaging logic circuit 5600—an example of which is shown by FIG. 56.

If comparator 5802 determines that the control signal 5800 includes an “off” (disable) instruction for this processing stage, the selector circuit 5808 can pass the input data 5806 to the pass through path 5810 where no processing is performed on the input data. Accordingly, when the stage is turned “off” by a disable control signal, the stage 5402/5404 simply passes its input data 5806 to the output as output data 5814. The circuit can also be configured to remove power from the stage logic (5104/5502/5600) in the event of being turned “off” to thereby reduce the power consumption by the disabled stage 5402/5404.

Selector circuit 5812 (e.g., a multiplexer) is positioned to receive the pass through path 5810 and the output of stage logic 5104/5502/5600 as inputs. Selector circuit 5812 passes one of these inputs as output data 5814 based on the output of comparator 5802. Thus, if comparator 5802 determines that the control signal 5800 includes an “on” (enable) instruction for this processing stage, the selector circuit 5812 passes the output from stage logic 5104/5502/5600 as the output data 5814. If comparator 5802 determines that the control signal 5800 includes an “off” (disable) instruction for this processing stage, the selector circuit 5812 passes the input data 5806 in pass through path 5810 as the output data 5814.

It should be understood that FIG. 58 depicts merely an example of how a stage within pipeline 200 can be selectively enabled and disabled. A practitioner may choose to deploy alternate techniques for selective enablement/disablement. Also, it should be understood that the control instructions can be encoded in control signal 5800 in any of a number of manners. For example, the control signal can be a multi-bit data value where each bit position corresponds to a control instruction for a different stage in the pipeline 200. Thus, if the pipeline includes 8 convolutional layers, where each convolutional layer comprises a convolution logic stage 5402 and a data reduction logic stage 5404, the control signal can be a 16-bit value, where each bit position is associated with a different stage in the pipeline and governs whether the associated stage is enabled or disabled. Thus, convolution logic stage 5402 b might correspond to bit position 3, and the comparator 5802 of convolution logic stage 5402 b can be configured to read the bit value as bit position 3 in the control signal 5800 to compare it with the “on” code in register 5804 (e.g., where “1” corresponds to “on”). Similarly, data reduction logic stage 5404 c might correspond to bit position 6, and the comparator 5802 of data reduction logic stage 5404 c can be configured to read the bit value as bit position 6 in the control signal 5800 to compare it with the “on” code in register 5804.

Also, to provide still more flexibility, a data reduction logic stage 5404 can be deployed in a manner where a control signal can be used to control whether the data reduction logic stage 5404 operates in any of a number of modes, such as a max pooling operating mode, an averaging operating mode, or a sampling operating mode. FIG. 59 depicts an example of such a data reduction logic stage 5404. With the example of FIG. 59, logic for the max pooling, averaging, and sampling operations can be instantiated in the data reduction stage 5404 as maximum detection logic 5502, averaging logic 5600, and sampling logic 5910. Selector circuits 5902 and 5904 (e.g., a demultiplexer and multiplexer respectively) can be used to select between these options in response to a data reduction control signal 5900. Thus, if the data reduction control signal 5900 includes an instruction that max pooling is to be performed, selector circuits 5902 and 5904 can be operated to pass input data 5806 to the maximum detection logic 5502 and pass the max pooling output as output data 5814. If the data reduction control signal 5900 includes an instruction that averaging is to be performed, selector circuits 5902 and 5904 can be operated to pass input data 5806 to the averaging logic 5600 and pass the averaging output as output data 5814. Similarly, if the data reduction control signal 5900 includes an instruction that sampling is to be performed, selector circuits 5902 and 5904 can be operated to pass input data 5806 to the sampling logic 5910 and pass the sampled output as output data 5814. If necessary, decoding logic similar in nature to that provided by comparator 5802 can be employed to interpret the data reduction control signal 5900 and determine the operating mode for stage 5404. Furthermore, the stage can be designed so that power is disconnected from the unused data reduction logic in order to reduce power consumption.

Also, to allow for flexibility in terms of operating parameters, the logic circuits for stages 5402 and 5404 can be designed to accommodate a number of different sizes for B and for the sliding windows.

For example, for convolution logic stage 5402, register 5102 can be sized to accommodate the largest expected size for B. As part of this, the size of sliding window 5106 and number of multiplier logic units 5108 would be commensurately adjusted such that there is a multiplier 5108 for each pair of cells in data shift register 5100 and register 5102. If during operation the size of B is less than the maximum size possible for B, padding zeros can be added around B to fill out the register 5102 while not influencing the output (due to multiplications with zero producing a zero product).

As another example, for a data reduction logic stage 5404 that performs max pooling, the maximum detection logic 5502 can include a number of maximum detectors 5504, 5506, . . . sufficient to perform maximum detection across the largest possible size for window 5510. Masking can then be used to control which of the cells in window 5510 are passed to the maximum detectors 5504, 5506, . . . . For example, a control signal for stage 5404 can include a mask pattern that defines a size for the sliding window (e.g., where bits in the mask pattern are 0 for cell positions that fall outside window 5510 and 1 for cell positions that fall inside window 5510, and the max logic is designed to respect and propagate the mask information).

As still another example, for a data reduction logic stage 5404 that performs averaging, the summation logic 5502 can include can be configured to receive inputs from cells in shift register 5500 sufficient to accommodate the largest possible size for window 5510. Masking can then be used to control which of the cells in window 5510 are passed to the summation logic 5602. For example, a control signal for stage 5404 can include a mask pattern that defines a size for the sliding window (e.g., where bits in the mask pattern are zero for cell positions that are fall outside window 5510 and one for cell positions that fall inside window 5510. This mask pattern can be ANDed with the values of cells within the maximum window size to produce the values that are provided to summation logic 5602.

The inventors further note that while FIGS. 51A, 51B, 55, and 56 depict examples of how correlation logic and various data reduction operations could be implemented, it should be understood that other a practitioner might choose to implement via alternate designs. For example, FIG. 60A shows an example of an alternate design for correlation logic where the multiply and accumulate logic comprises a multiplier 6000 that feeds an adder 6002. A register 6004 stores the sum produced by adder 6002, and the value in this register is fed back to an input into the adder 6002. Multiplier 6000 is configured to multiply inputs and weights as shown. Thus, the values for A can be streamed into the multiplier 6000 via the “inputs” path, while the values of B can be rotated through the “weights” input path via a ring buffer or the like. Register 6004 can be reset upon each complete rotation of the B values through the ring buffer so that the value in the register 6002 reflects the running correlation or convolution value for the circuit. Similarly, FIG. 60B shows an example of an alternate design for a max pooling circuit. Maximum detector 6010 compares the input with a value fed back from register 6012, and register 6012 holds the maximum value found by maximum detector 6010. The value in register 6012 can be reset to zero each cycle through the subject sliding window (if all the values in the computation are non-negative; otherwise the register can be set and reset to a large negative number). FIG. 60C shows an example of an alternate design for an averaging circuit. Adder 6020 feeds its sum into register 6022. A divider 6024 then divides the sum in register 6022 by the value of N to compute the average value. The value of register 6022 is fed back to an input to adder 6022, which will compute a running some of the streaming input and the fed back register value. The value in register 6022 can be reset to zero each cycle through the subject sliding window.

Thus, it can be seen that the examples of FIGS. 51-60C describe how a hardware-accelerated multi-functional pipeline 200 can be used to improve how CNNs are implemented via computer technology. Moreover, while the example embodiment of FIGS. 51-60C show the multi-functional pipeline 200 being deployed in reconfigurable logic 21 such as on one or more FPGAs to take advantage of the massive parallelism available on such compute resources, the inventors note that pipeline 200 can be deployed on compute resources other than reconfigurable logic while still providing performance benefits relative to conventional CPUs. For example, the pipeline 200 could be deployed on one or more graphics processing units (GPUs) and/or chip multi-processors (CMPs) to take advantage of the parallelism available on GPUs/CMPs.

Also, while the examples of FIGS. 51-60C describe machine-learning embodiments in terms of CNNs, it should be understood that other forms of machine-learning could leverage the multi-functional pipeline 200 to drive improved performance. For example, to the extent a machine-learning process has a need for matching operations (particularly in use cases where the matching operations represent a performance bottleneck), the correlation logic 5104 can be used to support a match detector in accordance with correlation processing as described in connection with FIG. 51A (see, for example, FIGS. 4 and 5 which show correlation processing being performed on streaming target data with respect to the data key “Bagdad”, in which case the multiplier logic 5108 can be implemented as cell-specific match detectors and the summation logic 5110 can trigger a “hit” if the correlation output surpasses a defined threshold). Furthermore, if desired, the correlation logic 5104 can further include additional logic operations so that the correlation output is a normalized cross-correlation coefficient, r, as described above. In such a case, the correlation logic 5104 can include additional logic operations for computing the average values, differences, square roots, division etc. needed in the formula above for computing r.

Furthermore, while the examples of FIGS. 51-60C show pipelining of stages within the pipeline 200, the inventors also note that the pipeline 200 may include parallel paths within the pipeline 200 if desired by a practitioner. For example, the same data can flow down different parallel paths within the pipeline with one or more data processing stages in the parallel paths being configured with different coefficients/taps, etc. As another example, different parallel paths may perform different processing operations altogether (e.g., Path 1 might collect statistics about metadata while parallel Path 2 gathers anomalous information while parallel Path 3 integrates reference/historical data, and so on). As another example, different parallel paths can operate on different data in parallel (e.g., in an image classification pipeline, there could be parallel paths where different paths operate on different images).

Also, it should be understood that the machine-learning pipeline, whether implementing CNNs or other machine-learning techniques, can include other processing stages in the pipeline 200 if desired by a practitioner. For example, if the source data being subjected to machine-learning operations is encrypted, a practitioner may want to deploy a decryption engine in the pipeline 200 upstream from the convolutional layers or other machine-learning specific stages. As another example, it may be desirable to deploy a decompression engine in the pipeline 200 upstream from the convolutional layers or other machine-learning specific stages (e.g., in instances where the input data is a compressed stream such as a compressed video stream).

To configure FPGA 20 with the functionality of the present invention, the flowchart of FIG. 43 is preferably followed. First, code level logic 4300 for the desired processing engines that defines both the operation of the engines and their interaction with each other is created. This code, preferably HDL source code, can be created using standard programming languages and techniques. As examples of an HDL, VHDL or Verilog can be used. Thereafter, at step 4302, a synthesis tool is used to convert the HDL source code 4300 into a gate level description 4304 for the processing engines. A preferred synthesis tool is the well-known Synplicity Pro software provided by Synplicity, and a preferred gate level description 4304 is an EDIF netlist. However, it should be noted that other synthesis tools and gate level descriptions can be used. Next, at step 4306, a place and route tool is used to convert the EDIF netlist 4304 into the template 4308 that is to be loaded into the FPGA 20. A preferred place and route tool is the Xilinx ISE toolset that includes functionality for mapping, timing analysis, and output generation, as is known in the art. However, other place and route tools can be used in the practice of the present invention. The template 4308 is a bit configuration file that can be loaded into the FPGA 20 through the FPGA's Joint Test Access Group (JTAG) multipin interface, as is known in the art.

As mentioned above, templates 4308 for different processing functionalities desired for the system can be pre-generated and stored for selective implementation on the FPGA. For example, templates for different types of compression/decompression, different types of encryption/decryption, different types of search operations, different types of data reduction operations, or different combinations of the foregoing can be pre-generated and stored by a computer system for subsequent loading into the FPGA 20 when that functionality is needed.

Further still, performance characteristics such as throughout and consumed chip resources can be pre-determined and associated with each processing operation. Using these associated parameters, an algorithm can be used to intelligently select which template is optimal for a particular desired functionality.

For example, such an algorithm could provide guidance as to which of the encryption engines of FIGS. 33-35 is best suited for a given application. The table below presents parameters that can be used to model performance in accordance with the encryption/decryption operations of the invention.

TABLE 1 Variable definitions. Variable Definition B size of a block (number of bits encrypted/decrypted at a time) R number of rounds in overall operation (encryption/ decryption) L loop unrolling level, number of rounds concurrently executing in loop-level pipelining (loop-level pipelining depth) p pipelining depth within each round f_(CLK)(p, L) achievable clock rate for given pipelining configuration T_(CLK)(p, L) period of clock = 1/f_(CLK)(p, L) I number of iterations required for each block = [R/L] A_(R)(p) chip resources required for a round with internal pipelining depth p (including inter-round pipelining register) A₀ chip resources required for fixed components (e.g., input register, mux., etc.) The values for each of these parameters are readily known or can be readily measured, as known in the art. If R=IL for an integer I, the iterations for the encryption/decryption have been evenly unrolled. If this is not the case, later pipeline stages must have a pass-through capability, as the final result would be computed inside the pipeline rather than at the end.

The throughput of a pipelined cipher engine is given by the following expression:

${Throughput} = \frac{{Bf}_{CLK}\left( {p,L} \right)}{I}$ The chip resources for an FPGA are typically measured in CLBs or slices, as is well-known. With re-configurable logic other than FPGAs, the resources might be measured in other units (e.g., chip area). In either event, the resources required will be linear in the number of rounds supported in parallel. Hence, the chip resources required for the engine is as follows: Resources=A ₀ +LA _(R)(p) The values for the parameters Throughput and Resources can be determined in advance for each stored processing operation (or function f_(i)) that may be implemented in a stage of a pipeline. Accordingly, a table can be created that relates each processing operation or function with its corresponding values for Throughput and Resources.

Accordingly, the specific template (which defines one or more different processing operations) to be deployed on a PLD can be tailored to the particular query or command issued. An algorithm that balances Throughput and Resources in a manner desired by a practitioner of the present invention can be created to decide which candidate template is best-suited for an application. Thus, a control processor 32 can compute the overall throughput and resources for a set of functions as follows. The throughput for a set of functions is the minimum throughput for each of the functions: Throughput=Min(Throughput_(F1),Throughput_(F2), . . . ,Throughput_(Fn)) The resources required to deploy a set of functions is the sum of the resources required for each of the functions: Resources=Resources_(F1)+Resources_(F2)+ . . . +Resources_(Fn) Given several options for each function, the control processor can then solve an optimization problem (or if desired a “near optimization” problem). The optimization can be to deploy the set of options for each function that maximizes the overall throughput under the constraint that the required resources be less than or equal to the available resources on the re-configurable logic, or the optimization can be to deploy the set of options for each function that minimizes the required resources under the constraint the that overall throughput not fall below some specified minimum threshold. Techniques for solving such optimization problems or near optimization problems are well known in the art. Examples of such techniques include, but are not limited to complete enumeration, bounded search, genetic algorithms, greedy algorithms, simulated annealing, etc.

The use of the inventive system to process data streaming from a mass storage medium such as a disk drive system is a powerful technique for processing stored data at high speeds. Very large databases, however, typically span many disk cylinders. Accordingly, delays may be encountered when database files are written on tracks that have been placed on non-contiguous disk cylinders. These delays are associated with having to move the disk read/write head from its current position over a data cylinder to a new data cylinder where the file to be read from the disk continues. These delays increase as the distance that the head must travel increases. Therefore, for reading data that spans multiple data cylinders on the disk, the flow of the data stream from the disk will be interrupted as the head moves from cylinder to cylinder. With today's disk drives, these delays may be in the millisecond range. Thus, these head movement delays (known in the art as “seek” times) represent a potential performance bottleneck.

With standard contemporary disk systems, tracks 4400 are laid out on the disk or sets of disk platters as cylinders 4402 that are concentric around central origin 4406, as shown in FIGS. 44(a) and (b). FIG. 44(a) illustrates a rotatable planar magnetic medium 4450 that serves as a storage device such as a computer hard disk, wherein data is placed on the magnetic medium 4450 in discrete, circular tracks 4400. In magnetic recordings, each track 4400 _(i), wherein i may be a, b, c, . . . , is positioned at its own radius R_(i) relative to the central origin 4406. Each track is radially separated from the next inner track and the next outer track by a track-to-track spacing T. The value of T is preferably uniform for each track-to-track radial distance. However, this need not be the case. For a head 4404 to read or write data from track 4400 _(i), the head 4404 must be positioned such that it resides over a point on the disk that is R_(i) from the origin 4406. As the disk rotates, the track will pass under the head to allow for a read or write operation.

Disk drives typically utilize a direct overwrite approach, so accurate radial placement of the head 4404 over the medium 4450 is critical for sustained error free use. In general, each circular track 4400 _(i) is divided into about 150 roughly equal contiguous arcs. FIG. 44(a) depicts an example wherein each track 4400 _(i) is divided into 8 uniform contiguous arcs 4460, each arc 4460 spanning an angle of θ=2π/8. The arcs of different tracks 4400 that span the same angle θ comprise a disk sector (or wedge) 4462, as known in the art.

These arcs 4460 contain several data sets 4464 (logical blocks and physical sectors) that can be altered (rewritten). Additionally, these arcs 4460 contain unalterable (fixed) magnetically written markings 4466 (such as ABCD servo bursts) that are used as a guide to place the head 4404 over the data regions so that the signal strength from the magnetic recording is maximized.

FIG. 44(b) is a block diagram view of a disk drive system 4470 with a cross-sectional view of several disks 4450 residing in the drive system. As shown in FIG. 44(b), many drives systems 4470 utilize both sides of a disk 4450, and may include several disks 4450 (or platters) that are concentrically placed on a rotational device 4472 such as a spindle motor. In such an arrangement, each disk surface (top surface 4452 and bottom surface 4454) is accessed by a different head 4404. The collection of circular tracks 4400 accessed by the separate heads 4404 at a single radius R_(i) is referred to as a “data cylinder” 4402. A band of adjacent data cylinders is called a zone.

Having separate cylinders 4402 requires the movement of the disk head 4404 when going between cylinders 4402. To move between cylinders 4402, the positioning system 4474 must appropriately move heads 4404 along line 4476, typically in increments of T. As one moves from inner cylinders to outer cylinders, the circumference of the written track increases. For example, with reference to FIG. 44(a), the circumference of innermost track 4400 _(a) is 2πR_(a), and the circumference of outermost track 4400 _(d) is 2πR_(d). Given that Rd is greater than R_(a), it likewise follows that the circumference of track 4400 _(d) is greater than that of track 4400 _(a). Given these circumferential differences, different zones may be defined to allow for different linear bit densities along the track, thereby yielding more data sectors around the cylinder 4402 for larger radii than those yielded by using roughly constant linear data densities.

To write data spanning one or more tracks 4400, the head 4404 must be repositioned by the positioning system 4474 to another radius by at least the center-to-center distance of adjacent tracks 4400. This motion requires mechanical settling time (repositioning of the head 4404) and resynchronization time of the head 4404 to the cylinder 4402 (in time, downtrack). When moving the head a relatively long distance such as T, this settling time is significant. Together, these times may take, on average, half the revolution of the cylinder 4402, which is typically several milliseconds when moving from cylinder to cylinder. As mentioned above, this time duration is often referred to as the “seek” time, and it can be a major performance bottleneck. Due to this bottleneck, data write/read bursts are generally limited to single tracks or cylinders.

According to a novel and unique feature of the preferred embodiment, a technique is used to reposition the head 4404 to accommodate tracks laid out as discontiguous arcs. In a preferred embodiment, these discontiguous arcs are discontiguous circular arcs arranged in a generally helical tracking pattern on the disk 4450, and the head positioning system uses servo patterns, such as ABCD servo bursts, already present in conventional systems to appropriately position the head. This technique can provide for written bursts in excess of a track and up to an entire zone, wherein a single zone may encompass the entire disk. While other servo patterns are possible, and are not excluded from the scope of this feature of the invention, an example will be given using the conventional ABCD system for servo patterns.

In contrast to conventional head motion where the goal of the servo system is to position the head 4404 on a single radius to provide a circular track 4400, this novel and unique positioning method, as shown in FIG. 45, aims to position the head 4404 over a discrete arc 4500 in proportion to the angular position of the head 4404 around the disk 4450, thereby accommodating a helical topology of the discontiguous arcs' magnetic pattern on the disk 4450.

With reference to FIG. 45, consider a single revolution of a disk 4450 uniformly divided into W wedges (or sectors) 4462, wherein each wedge 4462 spans an angle of 2π/W. W is the total number of wedges 4462 that pass the head 4404 in a single revolution of the disk. In FIG. 45, the head (not shown) can be positioned at any point along the x-axis to the left of origin 4406. Each wedge 4462 can be assigned a wedge number w, wherein w can be any integer 1 through W. As the disk 4450 spins, the radial displacement of the head 4404 will be incremented an amount in proportion to the wedge number, w, by the linear ratio (w/W)*T, where T is the conventional track-to-track (or cylinder-to-cylinder) distance or some other distance.

As shown in FIG. 45, data will be written on the surface of disk 4450 in a piece-wise fashion, preferably a piece-wise helical fashion defined by a plurality of discontiguous circular arcs 4500. For each revolution of the disk in a preferred embodiment, the head 4404 will be positioned to encounter W discontiguous circular arcs 4500, each circular arc 4500 spanning an angle of 2π/W. In the example of FIG. 45, W is equal to 4. When it is stated that each arc 4500 is circular, what is meant is that each arc 4500 _(i) possesses a substantially constant curvature. In a preferred embodiment wherein W is constant for all radii, each discontiguous arc 4500 _(i) will possess a circumference of 2πR_(i)/W. The radius R_(i) for each arc 4500 _(i) is preferably T/W greater than that of arc 4500 _(i−1) and is preferably T/W less than that of arc 4500 _(i+1). Thus, as noted below, for each complete revolution of the disk 4450 in the preferred embodiment, the head 4404 will effectively move a distance equal to the conventional adjacent track-to-track distance T. As can be seen in FIG. 45, the plurality of discrete circular arcs 4500 define a generally helical or spiral pattern on the disk 4450.

It should be noted that each radius R_(i) can have its own W value. In such cases, the discontiguous arcs 4500 may have different circumferences and may span multiple angles from the origin.

Each discontiguous arc 4500 will include an ABCD servo pattern thereon like that shown in FIG. 44(a) for a contiguous arc to ensure proper movement of the head 4404 from one arc 4500 to the next. Conventional servo systems have sufficient bandwidth to step heads 4404 by these small amounts of T/W.

As part of this process, consider an example where the read/write head 4404 is initially placed at position do relative to central origin 4406 for the disk of FIG. 45. This initial position can be R₁, the radial distance of the innermost arc 4500 ₁. As the disk spins, for each revolution r, the radial displacement D of the head 4404 will be positioned relative to do by an amount proportional to the wedge number w as follows:

$D = {\frac{rwT}{W} + d_{0}}$ wherein T is the conventional track-to-track (or cylinder-to-cylinder) distance. In one full revolution, the head 4404 will have radially moved exactly one full track-to-track distance T. When r reaches 2, the head 4404 will have radially moved exactly 2T.

FIG. 46 illustrates the process by which a disk drive system 4470 operates to read data from a disk 4450 in accordance with this feature of the preferred embodiment. At step 4600, the system senses the portion of the disk over which the head resides. Preferably, this step is achieved at least in part by sensing a servo pattern and reading a sector ID written on the disk, as is known in the art. Thereafter, at step 4602, depending on the wedge number w of the disk wedge 4502 that this portion corresponds to, the head is repositioned to D as each new disk wedge 4502 is encountered by the head. Next, at step 4604, the head position is fine-tuned using the servo pattern on the arc 4500. Once the head is properly positioned, the data is read from the disk at step 4606. The process then returns to step 4600 as the disk continues to spin.

This feature of the invention allows for the seamless and continuous operation of the head in read or write mode over an entire zone, thus permitting the reading or writing of an entire disk without incurring the delays associated with normal seek times. Thus, when used in combination with the searching and processing techniques described above, a searching/processing system can operate more efficiently, without being stalled by seek time delays. However, it is worth noting that this feature of the invention need not be used in combination with the searching/processing techniques described above. That is, this technique of using a helical pattern to read and write data to and from magnetic data storage disks can be used independently of the above-described searching and processing features.

Another performance bottleneck occurs when a disk upon which data is stored becomes fragmented. In general file systems, the files are divided into number of fixed size segments (blocks) and these segments are stored on the disk. If the file is very long, the segments might be stored at various locations on the disk. As noted above, to access such a file the disk head has to move from cylinder to cylinder slowing down the file access. It would be better if the entire file is stored as a single object, in a single cylinder or immediately adjacent cylinders. However, this might not always be possible because of the fragmentation of the disk over time. The defragmentation of the disk usually involves moving all the files to one end of the disk so that the new files can be allocated contiguously on the other free end. Typically, such a defragmentation takes a long time. Many attempts have been made in the prior art to solve this problem. One well-known technique is known as the binary buddy system. With the binary buddy system, every request size for disk space is rounded to the next power of 2. Thus, for a 2000 byte file, an allocation request of 2048 (2¹¹) is made. This process leads to internal fragmentation.

In an effort to minimize these problems, disclosed herein is a technique where a file is divided into one or more segments, wherein each segment is a power of 2. Thus, each file that is not sized as an even power of 2 is represented as the sum of a series of power of 2 segments.

In an embodiment wherein a minimum segment size is not set, this technique for segmenting a file into blocks of memory comprises: (1) if the file size is an even power of 2, requesting a block of storage space on the storage medium equal to the file size, (2) if the file size is not an even power of 2, requesting a plurality of blocks of storage space on the storage medium, each block having a size that is equal to a power of 2, and (3) if the request is accepted, storing the data file in a storage medium such as on a disk or in memory as one or more data file segments in accordance with the request. In a preferred version of this technique, the file size F can be thought of in binary terms as F equals F_(k) . . . F₂ F₁. When the file size is not an even power of 2, requesting blocks in storage comprises requesting a total number n of blocks B₁, . . . , B_(n) equal to a total number of bits in F equal to 1, each block B_(i) corresponding to a different bit F_(i) in F equal to 1 and having a size of 2′. FIG. 47(a) illustrates an example of this process for a file size F of 2500 bytes. As shown in FIG. 47(a), the preferred sum of powers of 2 technique, wherein a minimum segment size is not used, results in segment sizes of 2048 bytes (2¹²), 256 bytes (2⁹), 128 bytes (2⁸), 64 bytes (2⁷) and 4 bytes (2²). To avoid generating overly small segments, it is preferred that a minimum segment size 2^(m) be used. For example, the minimum segment size can be 512 bytes (2⁹) (thus m is 2). With this technique, when a minimum segment size is used, dividing a file into a sum of powers of 2 size will result in the smallest segment being at least equal to the minimum segment size. Accordingly, (1) if the file size is an even power of 2 and greater than or equal to 2^(m), then a block of storage space is requested such that the block is equal to the file size, (2) if the file size is less than 2^(m), then a block of storage space is requested such that the block is equal to 2^(m), and (3) if the file size is not an even power of 2 and greater than 2^(m), then a plurality of blocks of storage space on the storage medium are requested, each block having a size that is equal to a power of 2 and equal to or greater than 2^(m).

FIG. 47(b) illustrates a preferred implementation of this minimum segment feature, wherein the file size S is 2500 bytes. With this technique, it can be seen that the segment sizes will be 2048 bytes (2¹²), 512 bytes (2¹⁰). In the preferred implementation of FIG. 47(b), because at least one bit F_(i) in F_(m−1) through F₁ is equal to 1, then F becomes rounded up to a new value R (which can be represented in binary as R_(q) . . . R₂R₁). The value of R is chosen as the minimum value greater than F for which the bits R_(m−1) through R₁ are all equal to zero. If the file size F was a different value such that all of the bits F_(m−1) through F₁ are equal to zero, then the choice of blocks would proceed as with FIG. 47(a). However, if at least one of the bits F_(m−1) through F₁ is equal to one, then the procedure of FIG. 47(b) using R is preferably followed.

As would be understood by those of ordinary skill in the art upon reviewing the teachings herein, program logic to implement such a sum of powers of 2 file system, with either a minimum segment size or without, can be readily developed.

With a sum of powers of 2 file system, the internal fragmentation is equal to conventional (usual) file systems, which divide a file into segments of equal size, with the same minimum segment size. FIG. 48 shows the wasted space due to internal fragmentation in a buddy file system versus a usual (conventional) system and a sum of powers of 2 file system. When the minimum segment size is small, the wasted space is substantial in the case of the buddy system, but it becomes comparable to other systems as the minimum segment size increases. As the number of small files dominate in many file systems, the buddy system is often times not a suitable option.

FIG. 49 compares the total number of segments, for an entire file, according to a usual file system and the sum of powers of 2 file system. When the minimum segment size is small, the sum of powers of 2 system produces significantly fewer segments than the usual mechanism. FIG. 50 shows the minimum, average and maximum number of segments per file according to both file systems. Here again, the sum of powers of 2 file system dominates and creates a low number of segments. In other words, the sum of powers of 2 file system leads to more contiguous files.

As such, the sum of powers of 2 file system is a good trade off between the buddy system (where there is a lot of internal fragmentation) and the usual file system (where there is less internal fragmentation but potentially poor contiguity).

As a further refinement, it is preferred that a defragmentation algorithm be used with the sum of powers of 2 file system to more greatly ensure contiguous space on the disk for an allocation request. If a contiguous allocation cannot be satisfied, the defragmentation algorithm tries to free space so as to satisfy the allocation request. This defragmentation algorithm does not defragment the entire disk. Instead, it incrementally defragments a portion of the disk to enable the new allocation request to be satisfied in an incremental manner. A preferred defragmentation algorithm for use with the sum of powers of 2 file system is disclosed on pages 26-30 of the paper Cholleti, Sharath, “Storage Allocation in Bounded Time”, MS Thesis, Dept. of Computer Science and Engineering, Washington University, St. Louis, Mo. (December 2002), available as Washington University technical report WUCSE-2003-2, the entire disclosure of which is incorporated herein by reference.

Pseudo code for the preferred partial defragmentation algorithm, referred to herein as a “heap manager partial defragmentation algorithm” is reproduced below:

1. Initialization( ) for I = 0 to H−1 heapManager[i] = 0;/*empty heap*/ 2. Allocate(S) if there is a free block of size S allocate the block of size S with the lowest address, A UpdateHeapManager(S, A, “allocation”) else search for a free block of size bigger than S in increasing order of size if found, select the block with the lowest address split the block recursively until there is a block of size S select the block of size S with the lowest address, A UpdateHeapManager(S, A, “allocation”) else A = FindMinimallyOccupiedBlock(S) /*finds block to relocate*/ Relocate(S, A) /*relocates the sub blocks from block A*/ allocate the block with address A UpdateHeapManager(S, A, “allocation”) 3. FindMinimallyOccupiedBlock(S) find i such that heapManager[i] is minimum for i = 2H/S −1 to H/S return address A = i << log₂S 4. Relocate(S, A) subBlocks = FindSubBlocks(S, A); for each SB ∈ subBlocks Deallocate(SB), ∀SB ∈ subBlocks 5. Deallocate(extId) find address A of bock extId and size S; free the block; UpdateHeapManager(S, A, “deallocation”); 6. UpdateHeapManager(S, A, type) int maxLevel = log₂H; int level = log₂S; if type = “allocation” int addr = A >> level; if S > MinBlockSize heapManager[addr] = S /*block is fully occupied*/ /*blocks above the allocation level*/ addr = A >> level; for (i = level+1; i <= maxLevel;i++) addr = addr >> 1; heapManager[addr] = heapManager[addr] + S; if type = “deallocation” int addr = A >> level; /*current block*/ if S > MinBlockSize heapManager[addr] = 0 /*blocks above the deallocation level*/ addr = A >> level; for (i = level+1; i <= maxLevel;i++) addr = addr >> 1; //continuing from above addr heapManager[addr] = heapManager[addr] − S;

Various changes and modifications to the present invention would be apparent to those skilled in the art but yet which would not depart from the spirit of the invention. The preferred embodiment describes an implementation of the invention but this description is intended to be merely illustrative. Several alternatives have been also been above. For example, all of the operations exemplified by the analog processing have their equivalent counterparts in the digital domain. Thus, approximate matching and correlation types of processing can be done on the standard digital representation of the analog bit patterns. This can also be achieved in a continuous fashion using tailored digital logic, microprocessors and digital signal processors, or alternative combinations. It is therefore the inventors' intention that the present invention be limited solely by the scope of the claims appended hereto, and their legal equivalents. 

What is claimed is:
 1. A machine-learning apparatus comprising: a feature extractor for a convolutional neural network (CNN), wherein the feature extractor is deployed on a member of the group consisting of (1) a reconfigurable logic device, (2) a graphics processing unit (GPU), and (3) a chip multi-processor (CMP), wherein the member comprises a processing pipeline that implements a plurality of convolution layers for the CNN, wherein each of a plurality of the convolutional layers comprises: a convolution stage that convolves first data with second data if activated; and a sub-sampling stage that performs a member of the group consisting of (i) a max pooling operation, (ii) an averaging operation, and (iii) a sampling operation on data received thereby if activated; wherein the processing pipeline is controllable with respect to (1) which of the convolution stages are activated, (2) which of the convolution stages are deactivated, (3) which of the sub-sampling stages are activated, and (4) which of the sub-sampling stages are deactivated when processing streaming data through the processing pipeline, wherein the deactivated convolution stages and the deactivated sub-sampling stages remain instantiated within the processing pipeline but act as pass-throughs when deactivated; and wherein the processing pipeline receives streaming data and performs feature vector extraction on the streaming data using the activated convolution stages and the activated sub-sampling stages.
 2. The apparatus of claim 1 wherein each of a plurality of the sub-sampling stages comprises: max pooling logic; averaging logic; and sampling logic; wherein the sub-sampling stage is controllable with respect to whether the max pooling logic, the averaging logic, or the sampling logic is activated within the sub-sampling stage.
 3. The apparatus of claim 1 wherein each of a plurality of the convolution stages comprises: correlation logic that convolves a sliding window of the first data with the second data.
 4. The apparatus of claim 3 wherein a first convolution stage in the processing pipeline processes pixel data from an image as the first data and a plurality of weights as the second data.
 5. The apparatus of claim 3 wherein each of a plurality of the convolution stages includes (1) a data shift register through which the first data is streamed and (2) a register that holds the second data, and wherein the correlation logic of each convolution stage comprises a plurality of multipliers and summation logic, wherein the multipliers multiply values in a plurality of cells of the data shift register and the register, and wherein the summation logic is connected to a plurality of outputs of the multipliers and sums the outputs from the multipliers.
 6. The apparatus of claim 1 wherein the processing pipeline is controllable to deactivate at least one of the convolution stages or sub-sampling stages while a plurality of the convolution stages and a plurality of the sub-sampling stages are activated.
 7. The apparatus of claim 1 wherein the processing pipeline is controllable to activate and deactivate different mixes of the convolution stages and sub-sampling stages based on whether the processing pipeline is to operate in a training mode or a classification mode.
 8. The apparatus of claim 1 wherein the processing pipeline is controllable to disconnect power from a deactivated convolution stage or sub-sampling stage while retaining power to the activated convolution stages and sub-sampling stages.
 9. The apparatus of claim 1 wherein the processing pipeline further comprises at least one of (1) an encryption engine, (2) a decryption engine, (3) a compression engine, (4) a decompression engine, or (5) a search engine.
 10. The apparatus of claim 1 wherein the member comprises the reconfigurable logic device, wherein at least a portion of the processing pipeline resides on the reconfigurable logic device.
 11. The apparatus of claim 10 wherein the member further comprises at least one of a GPU or a CMP, and wherein another portion of the processing pipeline resides on the at least one GPU or CMP.
 12. The apparatus of claim 10 wherein the reconfigurable logic device comprises a field programmable gate array (FPGA), wherein at least a portion of the processing pipeline resides on the FPGA.
 13. The apparatus of claim 1 wherein the member comprises the GPU, wherein at least a portion of the processing pipeline resides on the GPU.
 14. The apparatus of claim 13 wherein the member further comprises at least one of a reconfigurable logic device or a CMP, and wherein another portion of the processing pipeline resides on the at least one reconfigurable logic device or CMP.
 15. The apparatus of claim 1 wherein the member comprises the CMP, wherein at least a portion of the processing pipeline resides on the CMP.
 16. A machine-learning apparatus comprising: a feature extractor for a convolutional neural network (CNN), wherein the feature extractor is deployed on a member of the group consisting of (1) a reconfigurable logic device, (2) a graphics processing unit (GPU), and (3) a chip multi-processor (CMP), wherein the member comprises a processing pipeline; wherein the processing pipeline implements a controllable number of convolution layers for the CNN, the processing pipeline comprising (1) a plurality of convolution stages that convolve first data with second data if activated and (2) a plurality of sub-sampling stages that perform a member of the group consisting of (i) a max pooling operation, (ii) an averaging operation, and (iii) a sampling operation on data received thereby if activated; wherein the processing pipeline is controllable with respect to (1) which of the convolution stages are activated, (2) which of the convolution stages are deactivated, (3) which of the sub-sampling stages are activated, and (4) which of the sub-sampling stages are deactivated when processing streaming data through the processing pipeline, wherein the deactivated convolution stages and the deactivated sub-sampling stages remain instantiated within the processing pipeline but act as pass-throughs when deactivated; and wherein the processing pipeline receives streaming data and performs feature vector extraction on the streaming data using the activated convolution stages and the activated sub-sampling stages.
 17. The apparatus of claim 16 wherein each of a plurality of the sub-sampling stages comprises: max pooling logic; averaging logic; and sampling logic; wherein the sub-sampling stage is controllable with respect to whether the max pooling logic, the averaging logic, or the sampling logic is activated within the sub-sampling stage.
 18. The apparatus of claim 16 wherein each of a plurality of the convolution stages comprises: correlation logic that convolves a sliding window of the first data with the second data.
 19. The apparatus of claim 18 wherein a first convolution stage in the processing pipeline processes pixel data from an image as the first data and a plurality of weights as the second data.
 20. A machine-learning method comprising: controlling which of a plurality of convolution stages and which of a plurality of sub-sampling stages are activated and deactivated within a processing pipeline that serves as a feature extractor for a convolutional neural network (CNN), wherein the processing pipeline is deployed on a member of the group consisting of (1) a reconfigurable logic device, (2) a graphics processing unit (GPU), and (3) a chip multi-processor (CMP), wherein each activated convolution stage convolves first data with second data, and wherein each activated sub-sampling stage performs a member of the group consisting of (i) a max pooling operation, (ii) an averaging operation, and (iii) a sampling operation on data received thereby, wherein the deactivated convolution stages and the deactivated sub-sampling stages remain instantiated within the processing pipeline but act as pass-throughs when deactivated; and the processing pipeline receiving streaming data and performing feature vector extraction on the streaming data using the activated convolution stages and the activated sub-sampling stages. 